

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

Description

The 74AHCT164 is a serial input 8-bit edge-triggered shift register that has outputs from each of eight stages. The device features TTL compatible inputs.

SERIAL DATA INPUT PINS

The serial input data is entered at pin SDA or pin SDB as these are logically ANDED. Either input could be used as an active HIGH enable with data entry on the other pin. If a single input is desired, the pins can be tied together or the unused input can be tied HIGH.

DATA ENTRY

Data is shifted into Q0 from the serial input pins on each LOW to HIGH transition of the CP pin. Also during the CP edge the data is transferred from each Qn to Qn+1. The serial data on pins DSA and DSB must be stable before and after the CP rising edge to meet the set-up and hold timing requirements.


RESET

When asserted LOW the Master Reset ($\overline{\text{MR}}$) pin sets all Qn to LOW. This action does not depend on the condition of serial input or clock pins. The $\overline{\text{MR}}$ must be asserted HIGH for a recovery time before the next CP positive edge pulse.

Features

- Supply Voltage Range from 4.5V to 5.5V
- Sinks or Sources 8mA at V_{CC} = 4.5V
- TTL Compatible Inputs
- CMOS Low Power Consumption
- Schmitt Trigger Action at All Inputs
- ESD Protection Exceeds JESD 22
 - 200-V Machine Model (A115)
 - 2000-V Human Body Model (A114)
 - 1000-V Charged Device Model (C101)
- Range of Package Options SO-14 and TSSOP-14
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

Pin Assignments



SO-14 / TSSOP-14 / PDIP-14

Applications

- General Purpose Logic
- Wide Array of Products Such as:
 - PCs, Networking, Notebooks, Netbooks
 - Computer Peripherals, Hard Drives, CD/DVD ROMs
 - TVs, DVDs, DVRs, Set-Top Boxes

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
- 2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Device ordering information is on page 7



Pin Descriptions

Pin Number	Pin Name	Function	
1	DSA	Serial Data Input	
2	DSB	Serial Data Input	
3	Q0	Data Output	
4	Q1	Data Output	
5	Q2	Data Output	
6	Q3	Data Output	
7	GND	Ground	
8	СР	Clock Pulse –Positive Edge Triggered	
9	MR	Master Reset - Asynchronous	
10	Q4	Data Output	
11	Q5	Data Output	
12	Q6	Data Output	
13	Q7	Data Output	
14	V _{CC}	Supply Voltage	


Function Table

		In	Output			
Mode	MR	СР	DSA	DSB	Q0	Q1-Q7
Reset	L	Х	Х	Х	L	L
	Н	↑	L	Х	L	Qn←Qn-1 (n= 1 to7)
Shift	Н	↑	Х	L	L	Qn←Qn-1 (n= 1 to7)
	Н	1	Н	Н	Н	Qn←Qn-1 (n= 1 to7)


Note: 4. Signals asserted on DSA and DSB must be in place longer than Tsu (set up time) before CP occurs and remain in place Thold (hold time) after CP.



Logic Diagram



Timing Diagram



Notes: 5. All Q values are reset to LOW when $\overline{\text{MR}}$ goes low. $\overline{\text{MR}}$ is asynchronous and overrides all other signals.

6. Serial data supplied at DSA and DSB is ANDED and transferred to Q0 on positive edge of CP.



Absolute Maximum Ratings (Note 7) (T_A = +25°C, unless otherwise specified.)

Symbol	Description	Rating	Unit
ESD HBM	Human Body Model ESD Protection	2	kV
ESD CDM	Charged Device Model ESD Protection	1	kV
ESD MM	Machine Model ESD Protection	200	V
V _{CC}	Supply Voltage Range	-0.5 to +7.0	V
VI	Input Voltage Range (Note 8)	-0.5 to +7.0	V
l _{IK}	Input Clamp Current V _I < -0.5V	-20	mA
lok	Output Clamp Current $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	±20	mA
Io	Continuous Output Current -0.5V < V _O V _{CC} +0.5V	±25	mA
Icc	Continuous Current Through Vcc	75	mA
I _{GND}	Continuous Current Through GND	-75	mA
T_J	Operating Junction Temperature	-40 to +150	°C
T _{STG}	Storage Temperature	-65 to +150	°C
Ртот	Total Power Dissipation	500	mW

Notes:

Recommended Operating Conditions (Note 9) (T_A = +25°C, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	Supply Voltage	-	4.5	5.5	V
VI	Input Voltage	-	0	5.5	V
Vo	Output Voltage	-	0	V _{CC}	V
Δt/ΔV	Input transition rise or fall rate	$V_{CC} = 4.5V \text{ to } 5.5V$	=	20	ns/V
T _A	Operating Free-Air Temperature	-	-40	+125	°C

Note: 9. Unused inputs should be held at V_{CC} or Ground.

Electrical Characteristics ($T_A = +25^{\circ}C$, unless otherwise specified.)

Symbol	Parameter	Test Conditions	V _{CC}	T _A = +25°C			T _A = -40°C to +85°C		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		Unit
		Conditions		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	-
V _{IH}	High-Level Input Voltage	-	4.5V to 5.5V	2.0	-	-	2.0	-	2.0	-	٧
V _{IL}	Low-Level Input Voltage	-	4.5V to 5.5V	-	-	0.8	-	0.8	-	0.8	٧
	High-Level	I _{OH} = -50μA	4.5V	4.4	4.5	-	4.4		4.4	-	V
V _{OH}	Output Voltage	$I_{OH} = -8mA$	4.5V	3.94		-	3.80		3.70	-	V
V	Low-Level	$I_{OL} = 50 \mu A$	4.5V	ı	0	0.1	1	0.1	-	0.1	V
V_{OL}	Output Voltage	$I_{OL} = 8mA$	4.5V	ı	ı	0.36	1	0.44	-	0.55	v
l _l	Input Current	V _I =GND or 5.5V	0V or 5.5V	-	-	±0.1	-	± 1	-	± 2	μA
Icc	Supply Current	$V_I = GND \text{ or } V_{CC}, I_O = 0A$	5.5V	-	-	4.0	-	40	-	80	μA
Δl _{CC}	Additional Supply Current	$V_{I=}V_{CC}$ -2.1V $I_{O} = 0$ Other inputs at V_{CC} or GND	4.5V to 5.5V	-	-	1.35	-	1.5	-	1.5	mA

^{7.} Stresses beyond the absolute maximum may result in immediate failure or reduced reliability. These are stress values and device operation should be within recommend values.

^{8.} Input Voltage cannot exceed Vcc to the extent the Maximum clamp current is exceeded.



Switching Characteristics


Symbol /		Test			T _A = +25°C		-40°C to	+85°C	-40°C to	+125°C	Unit
Parameter	Pins	Conditions Figure 1	V _{cc}	Min	Тур.	Max	Min	Max	Min	Max	-
f _{MAX}	СР	C _L = 15pF	4.5V to	125	175	-	105	-	85	-	MHz
Maximum	5	C _L = 50pF	5.0V	85	115	-	75	-	65	-	IVITZ
tw	CP HIGH or LOW	-	4.5V to 5.0V	5.0	-	-	5.0	-	5.0	-	ns
Pulse Width	MR LOW	-	4.5V to 5.0V	5.0	-	-	5.0	-	5.0	-	ns
t _{su} Set-up Time	DSA or DSB to CP	-	4.5V to 5.0V	4.5	-	-	4.5	-	4.5	-	ns
t _H Hold Time	DSA or DSB to CP	-	4.5V to 5.0V	2.0	-	-	2.0	-	2.0	-	ns
t _{PD}	00.0	C _L = 15pF	4.5V to	-	3.4	9.0	1.0	10.5	1.0	11.5	
Propagation	CP to Qn	C _L = 50pF	5.0V	-	4.9	11.0	1.0	12.5	1.0	14.0	ns
t _{rec} Recovery Time	MR to CP	-	4.5V to 5.0V	2.5	-	-	2.5	-	-	2.5	ns
t _{PHL}	MD to C	C _L = 15pF	4.5V to	-	3.5	8.6	1.0	10.0	1.0	11.0	
HIGH to LOW	MR to Qn	C _L = 50pF	5.0V	-	5.0	10.6	1.0	12.0	1.0	13.5	ns

Operating Characteristics (T_A = +25°C, unless otherwise specified.)


	Parameter	Test Conditions	V _{CC} = 5.5V Typ	Maximum	Unit
C _{pd}	Power Dissipation Capacitance per Gate	f = 1 MHz	51	-	pF
C _I	Input Capacitance	$V_I = V_{CC} - \text{or GND}$	3.5	10	pF



Parameter Measurement Information




V _{CC}	Inp	outs	V _M	CL	
00	VI	t _r /t _f	Input	Output	
4.5V-5.5V	3.0V	≤3ns	1.5V	Vcc/2	15pF,50pF



Timing Input 0V Vcc Data Input 0۷

Voltage Waveform Pulse Duration and Recovery Time

Voltage Waveform Set-up and Hold Times



Voltage Waveform Propagation Delay Times Inverting and Non Inverting Outputs


Notes:

- A. Includes test lead and test apparatus capacitance.
 B. All pulses are supplied at pulse repetition rate ≤10 MHz
- C. Inputs are measured separately one transition per measurement
- D. t_{PLH} and t_{PHL} are the same as t_{PD}

Figure 1 Load Circuit and Voltage Waveforms



Ordering Information



74: Logic Prefix AHCT: 4.5V to 5.5V 164:8-Bit Serial In Parallel Out

S14: SO-14

-13:13" Tape & Reel

Family


Shift Register

T14: TSSOP-14 D14: PDIP-14

Dovino	Deckers Code	Dookoning	Packing		
Device	Package Code	Packaging	Quantity	Part Number Suffix	
74AHCT164S14-13	S14	SO-14	2,500/Tape & Reel	-13	
74AHCT164T14-13	T14	TSSOP-14	2,500/Tape & Reel	-13	
74AHCT164D14	D14	PDIP-14	Tube	-	

Marking Information

(1) SO-14, TSSOP-14, PDIP-14




Part Number	Package
74AHCT164S14-13	SO-14
74AHCT164T14-13	TSSOP-14
74AHCT164D14	PDIP-14



Package Outline Dimensions (All dimensions in mm.)


Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for the latest version.

Package Type: SO-14




	SO-14						
Dim	Min	Max					
Α	1.47	1.73					
A 1	0.10	0.25					
A2	1.45	Тур					
В	0.33	0.51					
D	8.53	8.74					
Е	3.80	3.99					
е	1.27	Тур					
Н	5.80	6.20					
L	0.38	1.27					
θ	θ 0° 8°						
All Di	All Dimensions in mm						

Package Type: TSSOP-14



	TSSOP-1	4			
Dim	Min	Max			
a1	7° (4X)			
a2	0°	8°			
Α	4.9	5.10			
В	4.30	4.50			
C	_	1.2			
D	0.8	1.05			
F	1.00	Тур			
F1	0.45	0.75			
G	0.65	Тур			
K	0.19	0.30			
L 6.40 Typ					
All Dir	nensions	s in mm			

Package Type: PDIP-14




PDIP-14		
Dim	Min	Max
Α	3.710	4.310
A 1	0.510	-
A2	3.200	3.600
В	0.380	0.570
B1	1.524 (BSC)	
C	0.204	0.360
D	18.800	19.200
Ε	6.200	6.600
E1	7.320	7.920
E2	8.400	9.000
е	2.540 (BSC)	
L	3.000	3.600
All Dimensions in mm		



Suggested Pad Layout


Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.

Package Type: SO-14



Dimensions	Value (in mm)
X	0.60
Υ	1.50
C1	5.4
C2	1.27

Package Type: TSSOP-14



Dimensions	Value (in mm)	
Х	0.45	
Υ	1.45	
C1	5.9	
C	0.65	



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2015, Diodes Incorporated

www.diodes.com