

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74AHC541; 74AHCT541

Octal buffer/line driver; 3-state Rev. 03 — 12 November 2007

Product data sheet

General description 1.

The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

The 74AHC541; 74AHCT541 are octal non-inverting buffer/line drivers with 3-state bus compatible outputs.

The 3-state outputs are controlled by the output enable inputs $\overline{OE}0$ and $\overline{OE}1$.

A HIGH on \overline{OE} n causes the outputs to assume a high-impedance OFF-state.

2. **Features**

- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accepts voltages higher than V_{CC}
- For 74AHC541 only: operates with CMOS input levels
- For 74AHCT541 only: operates with TTL input levels
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - ◆ CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


Ordering information

Table 1. **Ordering information**

Type number	Package				
	Temperature range	Name	Description	Version	
74AHC541D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads;	SOT163-1	
74AHCT541D			body width 7.5 mm		
74AHC541PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads;	SOT360-1	
74AHCT541PW			body width 4.4 mm		
74AHC541BQ	–40 °C to +125 °C	DHVQFN20	plastic dual-in-line compatible thermal enhanced	SOT764-1	
74AHCT541BQ			very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm		




4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

	<u> </u>	
Symbol	Pin	Description
OE0	1	output enable input (active LOW)
A[0:7]	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
Y[0:7]	18, 17, 16, 15, 14, 13, 12, 11	data output
OE1	19	output enable input (active LOW)
V_{CC}	20	supply voltage

6. Functional description

Table 3. Functional table[1]

Control OE0		Input	Output
OE0	OE1	An	Yn
L	L	L	L
L	L	Н	Н
X	Н	X	Z
Н	X	Χ	Z

^[1] H = HIGH voltage level;

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_1 < -0.5 V$	<u>[1]</u> –20	-	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I _{CC}	supply current		-	75	mA
I _{GND}	ground current		–75	-	mA
T _{stg}	storage temperature		–65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$			
	SO20 package		[2] _	500	mW
	TSSOP20 package		<u>[3]</u> _	500	mW
	DHVQFN20 package		<u>[4]</u> _	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state.

^[2] $\;\;$ P_{tot} derates linearly with 8 mW/K above 70 $^{\circ}C.$

^[3] Ptot derates linearly with 5.5 mW/K above 60 °C.

^[4] Ptot derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AH0	C541		74AH0	74AHCT541			
			Min	Тур	Max	Min	Тур	Max		
V_{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V	
V_{I}	input voltage	0	-	5.5	0	-	5.5	V		
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V	
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C	
$\Delta t/\Delta V$	input transition rise and fall rate	V_{CC} = 3.3 V \pm 0.3 V	-	-	100	-	-	-	ns/V	
		V_{CC} = 5.0 V \pm 0.5 V	-	-	20	-	-	20	ns/V	

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC541									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	٧
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	٧
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	٧
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	٧
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	٧
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	٧
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = -50 \mu\text{A}; V_{CC} = 2.0 \text{V}$	1.9	2.0	-	1.9	-	1.9	-	٧
		$I_O = -50 \mu\text{A}; V_{CC} = 3.0 \text{V}$	2.9	3.0	-	2.9	-	2.9	-	٧
		$I_{O} = -50 \mu\text{A}; V_{CC} = 4.5 \text{V}$	4.4	4.5	-	4.4	-	4.4	-	٧
	-	$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	٧
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	٧
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	٧
		$I_O = 50 \mu A; V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	٧
		$I_O = 50 \mu A$; $V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	٧
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	٧
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	٧
l _{OZ}	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_O = V_{CC} \text{ or GND};$ $V_{CC} = 5.5 \text{ V}$	-	-	±0.25	-	±2.5	-	±10.0	μΑ
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ

Table 6. Static characteristics ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter C	Conditions		25 °C		-40 °C	to +85 °C	–40 °C t	Unit	
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.0	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF
For type	74AHCT541									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	8.0	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -50 \mu A$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.8	-	3.70	-	V
V _{OL} LOW-level		$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	Ι _Ο = 50 μΑ	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
l _{OZ}	OFF-state output current	per input pin; $V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 5.5$ V; $I_O = 0$ A; $V_O = V_{CC}$ or GND; other pins at V_{CC} or GND	-	-	±0.25	-	±2.5	-	±10.0	μΑ
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 0$ V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
ΔI_{CC}	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;}$ other pins at V_{CC} or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics *GND* = 0 *V. For test circuit see Figure 7.*

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	-40 °C 1	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHC541								'	•	
t _{pd}	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_L = 15 pF$		-	5.0	7.0	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	7.0	10.5	1.0	12.0	1.0	13.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	3.5	5.0	1.0	6.0	1.0	6.5	ns
		$C_L = 50 pF$			5.0	7.0	1.0	8.0	1.0	9.0	ns
t _{en}	enable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_L = 15 pF$		-	5.5	10.5	1.0	11.0	1.0	13.5	ns
		$C_L = 50 pF$		-	7.5	14.0	1.0	16.0	1.0	17.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 pF$		-	3.5	7.2	1.0	8.5	1.0	9.0	ns
		$C_L = 50 pF$		-	5.0	9.2	1.0	10.5	1.0	11.5	ns
t _{dis}	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		$C_L = 15 pF$		-	6.0	11.0	1.0	12.0	1.0	14.0	ns
		$C_L = 50 pF$		-	9.5	15.4	1.0	17.5	1.0	19.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_{L} = 15 pF$		-	4.5	7.5	1.0	8.0	1.0	9.5	ns
		$C_L = 50 pF$		-	6.5	8.8	1.0	10.0	1.0	11.0	ns
C_{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]	-	10	-	-	-	-	-	pF


 Table 7.
 Dynamic characteristics ...continued

GND = 0 V. For test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C ¹	to +85 °C	-40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHCT541						•				•
t _{pd}	propagation	An to Yn; see Figure 5	[2]								
	delay	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_{L} = 15 pF$		-	3.5	5.5	1.0	6.5	1.0	7.0	ns
		$C_L = 50 pF$		-	5.0	8.5	1.0	9.5	1.0	11.0	ns
t _{en} enable	enable time	OEn to Yn; see Figure 6									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C _L = 15 pF		-	4.0	7.0	1.0	8.0	1.0	9.0	ns
		$C_L = 50 pF$		-	5.5	10.0	1.0	12.0	1.0	12.5	ns
t _{dis}	disable time	OEn to Yn; see Figure 6	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C _L = 15 pF		-	5.0	7.0	1.0	8.0	1.0	9.0	ns
		C _L = 50 pF		-	7.0	10.0	1.0	12.0	1.0	12.5	ns
C_{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$; $f = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[3]	-	12	-	-	-	-	-	pF

- [1] Typical values are measured at nominal supply voltage ($V_{CC} = 3.3 \text{ V}$ and $V_{CC} = 5.0 \text{ V}$).
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
 - t_{en} is the same as t_{PZL} and t_{PZH} .
 - t_{dis} is the same as t_{PLZ} and $t_{\text{PHZ}}.$
- [3] C_{PD} is used to determine the dynamic power dissipation P_D (μW).
 - $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 - f_i = input frequency in MHz;
 - $f_o = output frequency in MHz;$
 - C_L = output load capacitance in pF;
 - V_{CC} = supply voltage in Volts.

11. Waveforms



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 5. Propagation delay input (An) to output (Yn)





Table 8. Measurement points

Туре	Input	Output		
	V _M	V _M	V _X	V _Y
74AHC541	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.3 V	V _{OH} – 0.3 V
74AHCT541	1.5 V	0.5V _{CC}	$V_{OL} + 0.3 V$	V _{OH} – 0.3 V



Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

C_L = Load capacitance including jig and probe capacitance

R_L = Load resistor

S1 = Test selection switch

Fig 7. Load circuitry for switching times


Table 9. Test data

Туре	Input		Load		S1 position	S1 position				
	VI	t _r , t _f	CL	R_L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t_{PZL} , t_{PLZ}			
74AHC541	V_{CC}	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}			
74AHCT541	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}			

12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				99-12-27 03-02-19	

Fig 8. Package outline SOT163-1 (SO20)

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	O	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

IEDEO					
JEDEC	JEITA		PROJECTION	ISSUE DATE	
MO-153				-99-12-27 03-02-19	
_	MO-153	MO-153	MO-153	MO-153	

Fig 9. Package outline SOT360-1 (TSSOP20)

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 10. Package outline SOT764-1 (DHVQFN20)

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74AHC_AHCT541_3	20071112	Product data sheet		74AHC_AHCT541_2				
Modifications:		of this data sheet has been re f NXP Semiconductors.	edesigned to comply v	vith the new identity				
	 Legal texts I 	have been adapted to the new	v company name whe	re appropriate.				
	<u>Section 3</u> : DHVQFN20 package added.							
	• Section 8: d	erating values added for DHV	/QFN20 package.					
	• Section 12:	outline drawing added for DH	VQFN20 package.					
74AHC_AHCT541_2 (939775006301)	19991124	Product specification		74AHC_AHCT541_1				
74AHC_AHCT541_1 (939775004256)	19980921	Product specification		-				

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

17. Contents

1	General description 1
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information 15
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

