# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## Quad 2-input EXCLUSIVE-OR gate

Rev. 1 — 5 June 2013

**Product data sheet** 

## 1. General description

The 74AHC86-Q100; 74AHCT86-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC86-Q100; 74AHCT86-Q100 provides a 2-input exclusive-OR function.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

## 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accept voltages higher than V<sub>CC</sub>
- For 74AHC86-Q100 only: operates with CMOS input levels
- For 74AHCT86-Q100 only: operates with TTL input levels
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options

## 3. Ordering information


#### Table 1.Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74AHC86D-Q100	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads;	SOT108-1				
74AHCT86D-Q100			body width 3.9 mm					
74AHC86PW-Q100	–40 °C to +125 °C	TSSOP14	[·····································	SOT402-1				
74AHCT86PW-Q100			body width 4.4 mm					
74AHC86BQ-Q100	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced	SOT762-1				
74AHCT86BQ-Q100			very thin quad flat package; no leads; 14 terminals; body 2.5 $\times$ 3 $\times$ 0.85 mm					



Quad 2-input EXCLUSIVE-OR gate

## 4. Functional diagram






Quad 2-input EXCLUSIVE-OR gate

## 5. Pinning information

### 5.1 Pinning



#### 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1A to 4A	1, 4, 9, 12	data input
1B to 4B	2, 5, 10, 13	data input
1Y to 4Y	3, 6, 8, 11	data outputs
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

## 6. Functional description

#### Table 3.Function table

Input nA	Input nB	Output nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level;

L = LOW voltage level.

Quad 2-input EXCLUSIVE-OR gate

## 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 V$	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V	<u>[1]</u> -	±20	mA
lo	output current	$V_{\rm O} = -0.5$ V to (V_{\rm CC} + 0.5 V)	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
I <sub>GND</sub>	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$			
	SO14 package		[2] _	500	mW
	TSSOP14 package		<u>[3]</u> _	500	mW
	DHVQFN14 package		<u>[4]</u> _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

[3]  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

[4] P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter		74AH	74AHC86-Q100			74AHCT86-Q100		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC}=5.0~V\pm0.5~V$	-	-	20	-	-	20	ns/V

Quad 2-input EXCLUSIVE-OR gate

## 9. Static characteristics

#### Table 6. **Static characteristics** Voltages are referenced to GND (ground = 0 V). Conditions Symbol Parameter 25 °C -40 °C to +85 °C -40 °C to +125 °C Unit Тур Min Min Max Max Min Max For type 74AHC86-Q100 $V_{CC} = 2.0 V$ ٧ VIH HIGH-level 1.5 \_ -1.5 -1.5 input voltage $V_{CC} = 3.0 V$ V 2.1 \_ -2.1 -2.1 \_ $V_{CC} = 5.5 V$ 3.85 3.85 3.85 ٧ ---- $V_{CC} = 2.0 V$ VIL LOW-level -\_ 0.5 -0.5 -0.5 ۷ input voltage $V_{CC} = 3.0 V$ -\_ 0.9 -0.9 -0.9 V $V_{CC} = 5.5 V$ -1.65 -1.65 -1.65 ٧ - $V_I = V_{IH} \text{ or } V_{IL}$ VOH HIGH-level output voltage $I_{O} = -50 \ \mu A; V_{CC} = 2.0 \ V$ V 1.9 2.0 1.9 -1.9 \_ - $I_O = -50 \ \mu A; \ V_{CC} = 3.0 \ V$ 2.9 2.9 2.9 ٧ 3.0 --- $I_{O} = -50 \ \mu A; V_{CC} = 4.5 \ V$ 4.4 4.5 \_ 4.4 \_ 4.4 \_ V $I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 2.58 -2.48 \_ 2.40 V -\_ $I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$ 3.70 3.94 -3.8 --٧ -VOL LOW-level $V_I = V_{IH} \text{ or } V_{IL}$ output voltage $I_{O} = 50 \ \mu A; V_{CC} = 2.0 \ V$ \_ 0 0.1 -0.1 -0.1 V $I_{O} = 50 \ \mu A; V_{CC} = 3.0 \ V$ 0 0.1 ٧ -0.1 --0.1 $I_{O} = 50 \ \mu A; V_{CC} = 4.5 \ V$ 0 0.1 -0.1 -0.1 V - $I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ 0.36 0.44 0.55 V -\_ \_ \_ $I_{O} = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$ ٧ --0.36 -0.44 \_ 0.55 $V_1 = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V}$ I<sub>L</sub> input leakage 0.1 1.0 2.0 μΑ ---\_ current to 5.5 V supply current $V_1 = V_{CC}$ or GND; $I_0 = 0$ A; -\_ 2.0 \_ 20 \_ 40 I<sub>CC</sub> μA $V_{CC} = 5.5 V$ CI pF input 3.0 10 10 10 --capacitance Co output \_ 4.0 \_ ---pF capacitance For type 74AHCT86-Q100 HIGH-level $V_{CC} = 4.5 \text{ V}$ to 5.5 V 2.0 2.0 2.0 ٧ VIH --\_ input voltage $V_{CC} = 4.5 \text{ V}$ to 5.5 V VIL LOW-level 0.8 0.8 ٧ --0.8 -input voltage **HIGH-level** $V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$ VOH output voltage $I_{O} = -50 \ \mu A$ V 4.4 4.5 4.4 4.4 --- $I_{O} = -8.0 \text{ mA}$ 3.94 -3.70 V 3.8 ---LOW-level $V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$ VOL output voltage ٧ $I_{O} = 50 \ \mu A$ 0 0.1 0.1 0.1 ---٧ $I_{O} = 8.0 \text{ mA}$ 0.36 0.44 0.55 \_ \_ --

Quad 2-input EXCLUSIVE-OR gate

Voltages	are referenced	to GND (ground = 0 V).								
Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Мах	Min	Max	Min	Max	
l <sub>l</sub>	input leakage current	$V_{I} = 5.5 V \text{ or GND}; V_{CC} = 0 V$ to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I <sub>CC</sub>	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μA
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
CI	input capacitance		-	3	10	-	10	-	10	pF
C <sub>O</sub>	output capacitance		-	4.0	-	-	-	-	-	pF

## Table 6. Static characteristics ...continued Voltages are referenced to GND (ground = 0 V)

## **10. Dynamic characteristics**

#### Table 7. Dynamic characteristics

GND = 0 V; For test circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHC86-Q1	00								
t <sub>pd</sub> propagati delay	propagation	nA, nB to nY; see Figure 6	2]							
	delay	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$								
		C <sub>L</sub> = 15 pF	-	4.8	11.0	1.0	13.0	1.0	14.0	ns
		C <sub>L</sub> = 50 pF	-	6.8	14.5	1.0	16.5	1.0	18.5	ns
		$V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		C <sub>L</sub> = 15 pF	-	3.4	6.8	1.0	8.0	1.0	8.5	ns
		$C_L = 50 \text{ pF}$		4.8	8.8	1.0	10.0	1.0	11.0	ns
C <sub>PD</sub>	power dissipation capacitance	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	3] -	10.0	-	-	-	-	-	pF

Quad 2-input EXCLUSIVE-OR gate

Symbol	Parameter	Conditions			25 °C		–40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHCT86-C	100									
μα	propagation	nA, nB to nY; see Figure 6	[2]								
	delay	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.4	6.9	1.0	8.0	1.0	9.0	ns
		C <sub>L</sub> = 50 pF		-	4.9	8.8	1.0	10.0	1.0	11.0	ns
C <sub>PD</sub>	power dissipation capacitance	$\label{eq:classical} \begin{array}{l} C_L = 50 \text{ pF};  \text{f}_i = 1 \text{ MHz}; \\ V_I = \text{GND to } V_{\text{CC}} \end{array}$	<u>[3]</u>	-	12.0	-	-	-	-	-	pF

#### Table 7. Dynamic characteristics ...continued

[1] Typical values are measured at nominal supply voltage (V<sub>CC</sub> = 3.3 V and V<sub>CC</sub> = 5.0 V).

#### [2] $t_{pd}$ is the same as $t_{PLH}$ and $t_{PHL}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz,  $f_o$  = output frequency in MHz


 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of the outputs.

## 11. Waveforms



#### Fig 6. Propagation delay input (nA, nB) to output (nY)


#### Table 8.Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC86-Q100	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74AHCT86-Q100	1.5 V	0.5V <sub>CC</sub>

#### **NXP Semiconductors**

# 74AHC86-Q100; 74AHCT86-Q100

#### Quad 2-input EXCLUSIVE-OR gate




#### Table 9. Test data

Туре	Input		Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
74AHC86-Q100	V <sub>CC</sub>	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>
74AHCT86-Q100	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>

Quad 2-input EXCLUSIVE-OR gate


## 12. Package outline



#### Fig 8. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.


Quad 2-input EXCLUSIVE-OR gate



#### Fig 9. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

Quad 2-input EXCLUSIVE-OR gate



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

#### Fig 10. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

Quad 2-input EXCLUSIVE-OR gate

## **13. Abbreviations**

AcronymDescriptionCDMCharged Device ModelCMOSComplementary Metal Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine ModelTTLTransistor-Transistor Logic	Table 10.	Abbreviations
CMOSComplementary Metal Oxide SemiconductorDUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine Model	Acronym	Description
DUTDevice Under TestESDElectroStatic DischargeHBMHuman Body ModelMILMilitaryMMMachine Model	CDM	Charged Device Model
ESD     ElectroStatic Discharge       HBM     Human Body Model       MIL     Military       MM     Machine Model	CMOS	Complementary Metal Oxide Semiconductor
HBM     Human Body Model       MIL     Military       MM     Machine Model	DUT	Device Under Test
MIL     Military       MM     Machine Model	ESD	ElectroStatic Discharge
MM Machine Model	HBM	Human Body Model
	MIL	Military
TTL Transistor-Transistor Logic	MM	Machine Model
	TTL	Transistor-Transistor Logic

## 14. Revision history

Table 11. Revision histor	у			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT86_Q100 v.1	20130605	Product data sheet	-	-

## 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

#### Quad 2-input EXCLUSIVE-OR gate

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Quad 2-input EXCLUSIVE-OR gate

### 17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 3
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 9
13	Abbreviations 12
14	Revision history 12
15	Legal information 13
15.1	Data sheet status 13
15.2	Definitions 13
15.3	Disclaimers 13
15.4	Trademarks 14
16	Contact information 14
17	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 5 June 2013 Document identifier: 74AHC\_AHCT86\_Q100