

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

74ALVC02Quad 2-input NOR gate

Product specification Supersedes data of 2003 Feb 05 2003 Jul 14

Philips
Semiconductors





Quad 2-input NOR gate

74ALVC02

FEATURES

- Wide supply voltage range from 1.65 to 3.6 V
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.

DESCRIPTION

The 74ALVC02 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.

The 74ALVC02 provides the 2-input NOR function.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	$V_{CC} = 1.8 \text{ V}; C_L = 30 \text{ pF}; R_L = 1 \text{ k}\Omega$	2.8	ns
		$V_{CC} = 2.5 \text{ V}; C_L = 30 \text{ pF}; R_L = 500 \Omega$	2.0	ns
		$V_{CC} = 2.7 \text{ V}; C_L = 50 \text{ pF}; R_L = 500 \Omega$	2.5	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 50 \text{ pF}; R_L = 500 \Omega$	2.2	ns
Cı	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per buffer	V _{CC} = 3.3 V; notes 1 and 2	32	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = GND$ to V_{CC} .

Quad 2-input NOR gate

74ALVC02

ORDERING INFORMATION

		PACKAGE								
TYPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE					
74ALVC02D	−40 to +85 °C	14	SO14	plastic	SOT108-1					
74ALVC02PW	−40 to +85 °C	14	TSSOP14	plastic	SOT402-1					
74ALVC02BQ	-40 to +85 °C	14	DHVQFN14	plastic	SOT762-1					

FUNCTION TABLE

See note 1.

INI	INPUT					
nA	nB	nY				
L	L	Н				
L	Н	L				
Н	L	L				
Н	Н	L				


Note

1. H = HIGH voltage level;

L = LOW voltage level


PINNING


Pin	SYMBOL	DESCRIPTION			
1	1Y	data output			
2	1A	data input			
3	1B	data input			
4	2Y	data output			
5	2A	data input			
6	2B	data input			
7	GND	ground (0 V)			
8	3A	data input			
9	3B	data input			
10	3Y	data output			
11	4A	data input			
12	4B	data input			
13	4Y	data output			
14	V _{CC}	supply voltage			





Quad 2-input NOR gate

74ALVC02









Quad 2-input NOR gate

74ALVC02

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	٧
Vo	output voltage	V _{CC} = 1.65 to 3.6 V	0	V _{CC}	V
		V _{CC} = 0 V; Power-down mode	0	4.6	V
T _{amb}	operating ambient temperature		-40	+85	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.65 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input diode current	V _I < 0	_	-50	mA
VI	input voltage		-0.5	+4.6	V
I _{OK}	output diode current	V _O > V _{CC} or V _O < 0	_	±50	mA
Vo	output voltage	notes 1 and 2	-0.5	V _{CC} + 0.5	V
		Power-down mode; note 2	-0.5	+4.6	V
Io	output source or sink current	$V_O = 0$ to V_{CC}	_	±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}; \text{ note } 3$	_	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 3.6 V in normal operation.
- 3. For SO14 packages: above 70 °C derate linearly with 8 mW/K.

For TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.

For DHVQFN14 packages: above 60 °C derate linearly with 4.5 mW/K.

Quad 2-input NOR gate

74ALVC02

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

CVMDOL	DADAMETED	TEST CONDITION	ONS	BAINI	TVD (1)	MAY	LINUT
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
T _{amb} = -40) to +85 °C						
V _{IH}	HIGH-level input		1.65 to 1.95	$0.65 \times V_{CC}$	_	_	٧
	voltage		2.3 to 2.7	1.7	_	_	٧
			2.7 to 3.6	2	_	_	٧
V _{IL}	LOW-level input		1.65 to 1.95	_	_	$0.35 \times V_{CC}$	٧
	voltage		2.3 to 2.7	_	_	0.7	٧
			2.7 to 3.6	_	_	0.8	٧
V_{OL}	LOW-level output	$V_I = V_{IH}$ or V_{IL}					
	voltage	I _O = 100 μA	1.65 to 3.6	_	_	0.2	٧
		I _O = 6 mA	1.65	_	0.11	0.3	٧
		I _O = 12 mA	2.3	_	0.17	0.4	٧
		I _O = 18 mA	2.3	_	0.25	0.6	٧
		I _O = 12 mA	2.7	_	0.16	0.4	٧
		I _O = 18 mA	3.0	_	0.23	0.4	٧
		I _O = 24 mA	3.0	_	0.30	0.55	٧
V _{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL}					
	voltage	$I_{O} = -100 \mu A$	1.65 to 3.6	$V_{CC}-0.2$	_	_	٧
		$I_O = -6 \text{ mA}$	1.65	1.25	1.51	_	٧
		$I_{O} = -12 \text{ mA}$	2.3	1.8	2.10	_	٧
		$I_{O} = -18 \text{ mA}$	2.3	1.7	2.01	_	٧
		$I_0 = -12 \text{ mA}$	2.7	2.2	2.53	_	٧
		$I_{O} = -18 \text{ mA}$	3.0	2.4	2.76	_	٧
		I _O = -24 mA	3.0	2.2	2.68	_	٧
ILI	input leakage current	V _I = 3.6 V or GND	3.6	_	±0.1	±5	μА
I _{off}	power OFF leakage current	V_1 or $V_0 = 3.6 \text{ V}$	0.0	_	±0.1	±10	μА
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.2	20	μА
Δl _{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0$	3.0 to 3.6	-	5	750	μА

Note

1. All typical values are measured at T_{amb} = 25 °C.

Quad 2-input NOR gate

74ALVC02


AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST COND	ITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT		
	PARAMETER	WAVEFORMS	V _{CC} (V)	ivilin.					
T _{amb} = −40 to +85 °C									
t _{PHL} /t _{PLH}	propagation delay	see Figs 6 and 7	1.65 to 1.95	1.0	2.8	4.7	ns		
	nA, nB to nY		2.3 to 2.7	1.0	2.0	3.1	ns		
			2.7	1.0	2.5	2.9	ns		
			3.0 to 3.6	1.0	2.2	2.8	ns		

Note

1. All typical values are measured at T_{amb} = 25 °C.

AC WAVEFORMS




V	V	INPUT			
V _{CC}	V _M	Vı	$t_r = t_f$		
1.65 to 1.95 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.0 ns		
2.3 to 2.7 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.0 ns		
2.7 V	1.5 V	2.7 V	≤ 2.5 ns		
3.0 to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns		

Fig.6 Inputs nA, nB to output nY propagation delay times.

Quad 2-input NOR gate

74ALVC02



V _{CC}	V _I	CL	RL		V _{EXT}	
▼CC	"		nL	t _{PLH} /t _{PHL}	t _{PZH} /t _{PHZ}	t _{PZL} /t _{PLZ}
1.65 to 1.95 V	V _{CC}	30 pF	1 kΩ	open	GND	$2 \times V_{CC}$
2.3 to 2.7 V	V _{CC}	30 pF	500 Ω	open	GND	$2 \times V_{CC}$
2.7 V	2.7 V	50 pF	500 Ω	open	GND	6 V
3.0 to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	6 V

Definitions for test circuit:

 R_L = Load resistor.

 $\ensuremath{\text{C}_{\text{L}}}\xspace$ Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig.7 Load circuitry for switching times.


Quad 2-input NOR gate

74ALVC02

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012			99-12-27 03-02-19	

Quad 2-input NOR gate

74ALVC02

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UI	TIN	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
m	ım	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION		IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT402-1		MO-153				-99-12-27 03-02-18	

Quad 2-input NOR gate

74ALVC02

03-01-27

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1



2003 Jul 14 11

Quad 2-input NOR gate

74ALVC02

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/02/pp13

Date of release: 2003 Jul 14

Document order number: 9397 750 11272

Let's make things better.

Philips Semiconductors



