Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

## FEATURES:

- 0.5 MICRON CMOS Technology
- **Typical $t_{SK(o)}$ (Output Skew) < 250ps**
- **ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)**
- **$V_{CC}$ = 3.3V ± 0.3V, Normal Range**
- **$V_{CC}$ = 2.7V to 3.6V, Extended Range**
- **$V_{CC}$ = 2.5V ± 0.2V**
- **CMOS power levels (0.4μ W typ. static)**
- **Rail-to-Rail output swing for increased noise margin**
- **Available in TSSOP package**

## DRIVE FEATURES:

- **Balanced Output Drivers: ±12mA**
- **Low Switching Noise**

## DESCRIPTION:

This 16-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable ($\overline{OE}$) input. The device operates in the transparent mode when the latch-enable ($\overline{LE}$) input is low. When $\overline{LE}$ is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If $\overline{LE}$ is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When $\overline{OE}$ is high, the outputs are in the high-impedance state.

The ALVC162334 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels.

## APPLICATIONS:

- **SDRAM Modules**
- **PC Motherboards**
- **Workstations**

## FUNCTIONAL BLOCK DIAGRAM



TO 15 OTHER CHANNELS

**INDUSTRIAL TEMPERATURE RANGE**

**JUNE 2016**

DSC-4687/7

## PIN CONFIGURATION

| | | | |
|---|---|---|---|
| $\overline{OE}$ | 1 | 48 | CLK |
| $Y_1$ | 2 | 47 | $A_1$ |
| $Y_2$ | 3 | 46 | $A_2$ |
| GND | 4 | 45 | GND |
| $Y_3$ | 5 | 44 | $A_3$ |
| $Y_4$ | 6 | 43 | $A_4$ |
| $V_{CC}$ | 7 | 42 | $V_{CC}$ |
| $Y_5$ | 8 | 41 | $A_5$ |
| $Y_6$ | 9 | 40 | $A_6$ |
| GND | 10 | 39 | GND |
| $Y_7$ | 11 | 38 | $A_7$ |
| $Y_8$ | 12 | 37 | $A_8$ |
| $Y_9$ | 13 | 36 | $A_9$ |
| $Y_{10}$ | 14 | 35 | $A_{10}$ |
| GND | 15 | 34 | GND |
| $Y_{11}$ | 16 | 33 | $A_{11}$ |
| $Y_{12}$ | 17 | 32 | $A_{12}$ |
| $V_{CC}$ | 18 | 31 | $V_{CC}$ |
| $Y_{13}$ | 19 | 30 | $A_{13}$ |
| $Y_{14}$ | 20 | 29 | $A_{14}$ |
| GND | 21 | 28 | GND |
| $Y_{15}$ | 22 | 27 | $A_{15}$ |
| $Y_{16}$ | 23 | 26 | $A_{16}$ |
| NC | 24 | 25 | $\overline{LE}$ |

**TSSOP**
**TOP VIEW**

## PIN DESCRIPTION

| Pin Names | Description |
|---|---|
| $\overline{OE}$ | 3-State Output Enable Inputs (Active LOW) |
| CLK | Register Input Clock |
| $\overline{LE}$ | Latch Enable (Active LOW) |
| A x | Data Inputs |
| Y x | 3-State Outputs |

## ABSOLUTE MAXIMUM RATINGS[1]

| Symbol | Description | Max | Unit |
|---|---|---|---|
| $V_{TERM}$[2] | Terminal Voltage with Respect to GND | –0.5 to +4.6 | V |
| $V_{TERM}$[3] | Terminal Voltage with Respect to GND | –0.5 to $V_{CC}$+0.5 | V |
| $T_{STG}$ | Storage Temperature | –65 to +150 | °C |
| $I_{OUT}$ | DC Output Current | –50 to +50 | mA |
| $I_{IK}$ | Continuous Clamp Current, $V_I$ < 0 or $V_I$ > $V_{CC}$ | ±50 | mA |
| $I_{OK}$ | Continuous Clamp Current, $V_O$ < 0 | –50 | mA |
| $I_{CC}$ $I_{SS}$ | Continuous Current through each $V_{CC}$ or GND | ±100 | mA |

**NOTES:**
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $V_{CC}$ terminals.
3. All terminals except $V_{CC}$.

## CAPACITANCE (T_A = +25°C, F = 1.0MHz)

| Symbol | Parameter[1] | Conditions | Typ. | Max. | Unit |
|---|---|---|---|---|---|
| $C_{IN}$ | Input Capacitance | $V_{IN}$ = 0V | 5 | 7 | pF |
| $C_{OUT}$ | Output Capacitance | $V_{OUT}$ = 0V | 7 | 9 | pF |
| $C_{OUT}$ | I/O Port Capacitance | $V_{IN}$ = 0V | 7 | 9 | pF |

**NOTE:**
1. As applicable to the device type.

## FUNCTION TABLE[1]

| Inputs | | | | Outputs |
|---|---|---|---|---|
| $\overline{OE}$ | $\overline{LE}$ | CLK | Ax | Yx |
| H | X | X | X | Z |
| L | L | X | L | L |
| L | L | X | H | H |
| L | H | ↑ | L | L |
| L | H | ↑ | H | H |
| L | H | L or H | X | $Y_0$[2] |

**NOTE:**
1. H = HIGH Voltage Level
   L = LOW Voltage Level
   X = Don't Care
   Z = High Impedance
   ↑ = LOW-to-HIGH transition
2. Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Condition: $T_A = -40°C$ to $+85°C$

| Symbol | Parameter | Test Conditions | | Min. | Typ.[1] | Max. | Unit |
|---|---|---|---|---|---|---|---|
| $V_{IH}$ | Input HIGH Voltage Level | $V_{CC} = 2.3V$ to $2.7V$ | | 1.7 | — | — | V |
| | | $V_{CC} = 2.7V$ to $3.6V$ | | 2 | — | — | |
| $V_{IL}$ | Input LOW Voltage Level | $V_{CC} = 2.3V$ to $2.7V$ | | — | — | 0.7 | V |
| | | $V_{CC} = 2.7V$ to $3.6V$ | | — | — | 0.8 | |
| $I_{IH}$ | Input HIGH Current | $V_{CC} = 3.6V$ | $V_I = V_{CC}$ | — | — | ±5 | µA |
| $I_{IL}$ | Input LOW Current | $V_{CC} = 3.6V$ | $V_I = GND$ | — | — | ±5 | µA |
| $I_{OZH}$ | High Impedance Output Current | $V_{CC} = 3.6V$ | $V_O = V_{CC}$ | — | — | ±10 | µA |
| $I_{OZL}$ | (3-State Output pins) | | $V_O = GND$ | — | — | ±10 | |
| $V_{IK}$ | Clamp Diode Voltage | $V_{CC} = 2.3V$, $I_{IN} = -18mA$ | | — | –0.7 | –1.2 | V |
| $V_H$ | Input Hysteresis | $V_{CC} = 3.3V$ | | — | 100 | — | mV |
| $I_{CCL}$ $I_{CCH}$ $I_{CCZ}$ | Quiescent Power Supply Current | $V_{CC} = 3.6V$ $V_{IN} = GND$ or $V_{CC}$ | | — | 0.1 | 40 | µA |
| $\Delta I_{CC}$ | Quiescent Power Supply Current Variation | One input at $V_{CC} - 0.6V$, other inputs at $V_{CC}$ or GND | | — | — | 750 | µA |

**NOTE:**
1. Typical values are at $V_{CC} = 3.3V$, $+25°C$ ambient.

## OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions[1] | | Min. | Max. | Unit |
|---|---|---|---|---|---|---|
| $V_{OH}$ | Output HIGH Voltage | $V_{CC} = 2.3V$ to $3.6V$ | $I_{OH} = -0.1mA$ | $V_{CC} - 0.2$ | — | V |
| | | $V_{CC} = 2.3V$ | $I_{OH} = -4mA$ | 1.9 | — | |
| | | | $I_{OH} = -6mA$ | 1.7 | — | |
| | | $V_{CC} = 2.7V$ | $I_{OH} = -4mA$ | 2.2 | — | |
| | | | $I_{OH} = -8mA$ | 2 | — | |
| | | $V_{CC} = 3V$ | $I_{OH} = -6mA$ | 2.4 | — | |
| | | | $I_{OH} = -12mA$ | 2 | — | |
| $V_{OL}$ | Output LOW Voltage | $V_{CC} = 2.3V$ to $3.6V$ | $I_{OL} = 0.1mA$ | — | 0.2 | V |
| | | $V_{CC} = 2.3V$ | $I_{OL} = 4mA$ | — | 0.4 | |
| | | | $I_{OL} = 6mA$ | — | 0.55 | |
| | | $V_{CC} = 2.7V$ | $I_{OL} = 4mA$ | — | 0.4 | |
| | | | $I_{OL} = 8mA$ | — | 0.6 | |
| | | $V_{CC} = 3V$ | $I_{OL} = 6mA$ | — | 0.55 | |
| | | | $I_{OL} = 12mA$ | — | 0.8 | |

**NOTE:**
1. $V_{IH}$ and $V_{IL}$ must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate $V_{CC}$ range. $T_A = -40°C$ to $+85°C$.

## OPERATING CHARACTERISTICS, T$_A$ = 25°C

| Symbol | Parameter | Test Conditions | Vcc = 2.5V ± 0.2V Typical | Vcc = 3.3V ± 0.3V Typical | Unit |
|---|---|---|---|---|---|
| C$_{PD}$ | Power Dissipation Capacitance Outputs enabled | C$_L$ = 0pF, f = 10Mhz | 31 | 36 | pF |
| C$_{PD}$ | Power Dissipation Capacitance Outputs disabled | | 7 | 11 | |

## SWITCHING CHARACTERISTICS[1]

| Symbol | Parameter | Vcc = 2.5V ± 0.2V Min. | Max. | Vcc = 2.7V Min. | Max. | Vcc = 3.3V ± 0.3V Min. | Max. | Unit |
|---|---|---|---|---|---|---|---|---|
| f$_{MAX}$ | | 150 | — | 150 | — | 150 | — | MHz |
| t$_{PLH}$ t$_{PHL}$ | Propagation Delay Ax to Yx | 1 | 4.4 | — | 4.5 | 1.1 | 3.6 | ns |
| t$_{PLH}$ t$_{PHL}$ | Propagation Delay $\overline{LE}$ to Yx | 1 | 5.8 | — | 6 | 1.3 | 5 | ns |
| t$_{PLH}$ t$_{PHL}$ | Propagation Delay CLK to Yx | 1 | 5.2 | — | 5.4 | 1 | 4.9 | ns |
| t$_{PZH}$ t$_{PZL}$ | Output Enable Time $\overline{OE}$ to Yx | 1 | 6.4 | — | 6.4 | 1.1 | 5.4 | ns |
| t$_{PHZ}$ t$_{PLZ}$ | Output Disable Time $\overline{OE}$ to Yx | 1 | 4.7 | — | 5.1 | 1.7 | 5 | ns |
| t$_W$ | Pulse Duration, $\overline{LE}$ LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t$_W$ | Pulse Duration, CLK HIGH or LOW | 3.3 | — | 3.3 | — | 3.3 | — | ns |
| t$_{SU}$ | Set-up Time, data before CLK↑ | 1.4 | — | 1.7 | — | 1.5 | — | ns |
| t$_{SU}$ | Set-up Time, data before $\overline{LE}$↑, CLK HIGH | 1.2 | — | 1.6 | — | 1.3 | — | ns |
| t$_{SU}$ | Set-up Time, data before $\overline{LE}$↑, CLK LOW | 1.4 | — | 1.5 | — | 1.2 | — | ns |
| t$_H$ | Hold Time, data after CLK↑ | 0.9 | — | 0.9 | — | 0.9 | — | ns |
| t$_H$ | Hold Time, data after $\overline{LE}$↑, CLK HIGH or LOW | 1.1 | — | 1.1 | — | 1.1 | — | ns |
| t$_{SK(O)}$ | Output Skew[2] | — | — | — | — | — | 500 | ps |

NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. T$_A$ = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

| Symbol | Vcc[(1)]=3.3V±0.3V | Vcc[(1)]=2.7V | Vcc[(2)]=2.5V±0.2V | Unit |
|--------|--------|--------|--------|------|
| $V_{LOAD}$ | 6 | 6 | 2 x Vcc | V |
| $V_{IH}$ | 2.7 | 2.7 | Vcc | V |
| $V_T$ | 1.5 | 1.5 | Vcc / 2 | V |
| $V_{LZ}$ | 300 | 300 | 150 | mV |
| $V_{HZ}$ | 300 | 300 | 150 | mV |
| $C_L$ | 50 | 50 | 30 | pF |

*Test Circuit for All Outputs*

**DEFINITIONS:**
$C_L$ = Load capacitance: includes jig and probe capacitance.
$R_T$ = Termination resistance: should be equal to $Z_{OUT}$ of the Pulse Generator.

**NOTES:**
1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; $t_F$ ≤ 2.5ns; $t_R$ ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; $t_F$ ≤ 2ns; $t_R$ ≤ 2ns.

## SWITCH POSITION

| Test | Switch |
|------|--------|
| Open Drain Disable Low Enable Low | $V_{LOAD}$ |
| Disable High Enable High | GND |
| All Other Tests | Open |

*Output Skew - $t_{SK}(x)$*

$t_{SK}(x) = |\ t_{PLH2} - t_{PLH1}|\ or\ |t_{PHL2} - t_{PHL1}|$

**NOTES:**
1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

*Propagation Delay*

*Enable and Disable Times*

**NOTE:**
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

*Set-up, Hold, and Release Times*

*Pulse Width*

## ORDERING INFORMATION

```
  XX      ALVC    X        XX        XXX        XX     X
Temp. Range    Bus-Hold  Family   Device Type  Package
```

| | |
|---|---|
| Blank | Tube |
| 8 | Tape and Reel |
| PAG | Thin Shrink Small Outline Package - Green |
| 334 | 16-Bit Universal Bus Driver with 3-State Outputs |
| 162 | Double-Density with Resistors, ±12mA |
| Blank | No Bus-Hold |
| 74 | – 40°C to +85°C |

## DATASHEET DOCUMENT HISTORY

06/15/2016    Pg.   6          Updated the ordering information by adding Tape and Reel.

**IDT.**

*CORPORATE HEADQUARTERS*
6024 Silver Creek Valley Road
San Jose, CA 95138

*for SALES:*
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

*for Tech Support:*
logichelp@idt.com