imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



() IDT.

3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH162374

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V ± 0.2V
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- Balanced Output Drivers: ±12mA
- · Low switching noise

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems


FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION:

This 16-bit edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. The ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs. \overrightarrow{OE} can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overrightarrow{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The ALVCH162374 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ± 12 mA at the designated threshold levels.

The ALVCH162374 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistor.






IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JULY 2009

PIN CONFIGURATION



TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
lıк	Continuous Clamp Current, VI < 0 or VI > Vcc	±50	mA
Іок	Continuous Clamp Current, Vo < 0	50	mA
ICC ISS	Continuous Current through each Vcc or GND	±100	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	рF
Соит	Output Capacitance	Vout = 0V	7	9	рF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
xDx	Data Inputs ⁽¹⁾
xCLK	Clock Inputs
xQx	3-State Outputs
xŌĒ	3-State Output Enable Input (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH FLIP-FLOP)(1)

	Outputs		
xOE	xCLK	xDx	xQx
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q ₀ ⁽²⁾
Н	Х	Х	Z

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

 \uparrow = LOW-to-HIGH transition

2. Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40° C to $+85^{\circ}$ C

Symbol	Parameter	Test C	onditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		-	-	0.7	V
		Vcc = 2.7V to 3.6V	Vcc = 2.7V to 3.6V		—	0.8	
Ін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	—	±5	μA
١L	Input LOW Current	Vcc = 3.6V	VI = GND	_	—	±5	μA
Іоzн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	—	±10	μA
lozl	(3-State Output pins)		Vo = GND	_	_	±10	
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA	-	_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ІССL ІССН ІССZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		-	0.1	40	μA
Δ lcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other	r inputs at Vcc or GND	-	-	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, $+25^{\circ}C$ ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	-75	—	_	μA
IBHL			VI = 0.8V	75	—	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	-45	—	_	μA
IBHL			VI = 0.7V	45	—	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	±500	μA
Ibhlo							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test C	onditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = - 4mA	1.9	_]
			IOH = - 6mA	1.7	_	
		Vcc = 2.7V	IOH = - 4mA	2.2	—	
			Iон = - 8mA	2	—	
		Vcc = 3V	IOH = - 6mA	2.4	—	
			IOH = - 12mA	2	—	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 4mA		0.4	
			IOL = 6mA	_	0.55	
		Vcc = 2.7V	IOL = 4mA	—	0.4	
			IOL = 8mA	-	0.6	
		Vcc = 3V	IOL = 6mA		0.55	
			IOL = 12mA	_	0.8	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

			$Vcc = 2.5V \pm 0.2V$	Vcc = 3.3V ± 0.3V	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
Cpd	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	28	31	pF
Cpd	Power Dissipation Capacitance Outputs disabled		10	11	

SWITCHING CHARACTERISTICS⁽¹⁾

		Vcc = 2.	5V ± 0.2V	Vcc	= 2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fMAX		150	—	150	—	150	—	MHz
tPLH	Propagation Delay	1	5.4	—	5.4	1	4.6	ns
t PHL	xCLK to xQx							
tPZH	Output Enable Time	1	6.5	—	6.4	1	5.2	ns
tPZL	xOE to xQx							
tPHZ	Output Disable Time	1	5.6	—	5	1.2	4.5	ns
tPLZ	xOE to xQx							
tsu	Setup Time, data before $CLK\uparrow$	2.1	—	2.2	—	1.9	—	ns
tΗ	Hold Time, data after CLK \uparrow	0.6	_	0.5	—	0.5	—	ns
tw	Pulse Duration, LE HIGH or LOW	3.3	_	3.3	_	3.3	—	ns
tSK(O)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to $+85^{\circ}$ C.


2. Skew between any two outputs of the same package and switching in the same direction.

IDT74ALVCH162374 3.3V CMOS16-BITEDGE-TRIGGERED D-TYPE FLIP-FLOP

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
Vload	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vт	1.5	1.5	Vcc / 2	V
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns. 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.


SWITCH POSITION




NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.









Enable and Disable Times

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

NOTE:

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com