imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



74ALVCH16373 Low Voltage 16-Bit Transparent Latch with Bushold

General Description

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- t_{PD} (I_n to O_n)
 - 3.6 ns max for 3.0V to 3.6V V_{CC}
 - 4.5 ns max for 2.3V to 2.7V V_{CC}
 - 6.8 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
- ESD performance:
- Human body model > 2000V Machine model > 200V

Ordering Code:

he ALVCH16373 contains sixteen non-inverting latches th 3-STATE outputs and is intended for bus oriented pplications. The device is byte controlled. The flip-flops ppear to be transparent to the data when the Latch nable (LE) is HIGH. When LE is LOW, the data that meets be setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the utputs are in a high impedance state. he ALVCH16373 data inputs include active bushold cir- uitry, eliminating the need for external pull-up resistors to du nused or floating data inputs at a valid logic level. he 74ALVCH16373 is designed for low voltage (1.65V to .6V) V _{CC} applications with output compatibility up to 3.6V. he 74ALVCH16373 is fabricated with an advanced CMOS schnology to achieve high speed operation while maintain- ing low CMOS power dissipation.1.65V to 3.6V V _{CC} supply operation 3.6V tolerant control inputs and outputs Bushold on data inputs and outputs Bushold on data inputs and outputs Bushold on data inputs and outputs (Lev to 0) 3.6 ns max for 3.0V to 3.6V V _{CC} 4.5 ns max for 2.3V to 2.7V V _{CC} (B.8 ns max for 1.65V to 1.95V V _{CC} (B.8 ns max for 1.65V to 1.95	74ALVCH1		
The ALVCH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented pplications. The device is byte controlled. The flip-flops paper to be transparent to the data when the Latch inable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when to Utput Enable (GE) is LOW. When OE is HIGH, the utputs are in a high impedance state. The ALVCH16373 data inputs include active bushold ori- tuitry, eliminating the need for external pull-up resistors to old unused or floating data inputs at a valid logic level. The 74ALVCH16373 is designed for low voltage (1.65V to A-5 ns max for 2.3V to 2.7V V _{CC} 6.8 ns max for 1.65V to 1.95V V _{CC} Uses patented noise-fMI reduction circuitry Latch-up conforms to JEDEC JED78 ESD performance: Human body model > 2000V Machine model > 200V Machine model > 200V Drdering Code: Order Number ValVCH16373 MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wid levices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Logic Symbol	Low Volta	ge 16-Bit Transpa	rent Latch with Bushold
Order Number Package Number Package Number IALVCH16373T MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide evices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Logic Symbol	the ALVCH16373 cc vith 3-STATE output pplications. The dev ppear to be transp inable (LE) is HIGH. ne setup time is lat <u>c</u> ne Output Enable (C utputs are in a high i he ALVCH16373 da uitry, eliminating the old unused or floatin ihe 74ALVCH16373. 6V) V _{CC} application ihe 74ALVCH16373 is connology to achieve	The second seco	 1.65V to 3.6V V_{CC} supply operation 3.6V tolerant control inputs and outputs Bushold on data inputs eliminates the need for external pull-up/pull-down resistors t_{PD} (l_n to O_n) 3.6 ns max for 3.0V to 3.6V V_{CC} 4.5 ns max for 2.3V to 2.7V V_{CC} 6.8 ns max for 1.65V to 1.95V V_{CC} Uses patented noise/EMI reduction circuitry Latch-up conforms to JEDEC JED78 ESD performance: Human body model > 2000V
Number Number 4ALVCH16373T MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Logic Symbol Image: Symbol Image: Symbol Image: Symbol Image: Symbol Image: Sy	-	Package	Package Description
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Logic Symbol $- \overline{OE_1} + \overline{OE_2} + \overline{OE_1} + \overline{OE_2} + OE_2$. .
$- \mathbf{O} \begin{bmatrix} 1_0 & 1_1 & 1_2 & 1_3 & 1_4 & 1_5 & 1_6 & 1_7 & 1_8 & 1_9 & 1_{10} & 1_{11} & 1_{12} & 1_{13} & 1_{14} & 1_{15} \\ \hline \overline{OE}_1 & & & & & \\ LE_1 & & & & & LE_2 \end{bmatrix} \mathbf{O} - $			
		$-0 \overbrace{\overline{o}\overline{\epsilon}_{1}}^{I_{0} I_{1} I_{2} I_{3} I_{4} I_{5} I_{6}}$	

74ALVCH16373

Connection Diagram								
I I	1 4 2 4 3 4 4 4 5 4 6 4 7 4 9 4 10 3 11 3 12 3 13 3 14 3 15 3 16 3 19 3 20 2 21 2	8 LE1 7 Io 6 I1 5 GND 4 I2 3 I3 2 I4 0 I5 9 GND 88 I6 77 I7 88 I6 73 I3 9 GND 88 I6 73 I4 9 GND 10 I1 10 I4 11 Vccc 12 I4 13 GND 14 GND 15 I4 16 I4 17 I4 18 GND 19 I4 10 I4 13 GND 14 I4 15 I4						
₀e₂ —	24 2	5 — LE ₂						

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I ₀ —I ₁₅	Bushold Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

Truth Tables

	Inputs		Outputs
LE ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
Х	Н	Х	Z
н	L	L	L
н	L	Н	Н
L	L	х	O ₀
	Inputs		Outputs
LE ₂	OE ₂	I ₈ –I ₁₅	0 ₈ -0 ₁₅
Х	Н	Х	Z
н	L	L	L
н		н	н

Х

O₀

L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, control inputs may not float) Z = High Impedance O₀ = Previous O₀ before HIGH-to-LOW of Latch Enable

L


Functional Description

The 74ALVCH16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the I_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time


in formation that was present on the l inputs a setup time preceding the HIGH-to-LOW transition on LE_n. The <u>3-STATE</u> outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

its I input changes. When LE_n is LOW, the latches store

Logic Diagram







Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

	-
Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 2)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating

Conditions (Note 3)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate (Δt/ΔV)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 -1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 -1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		I _{OH} = -6 mA	2.3	2		
		I _{OH} = -12 mA	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	v
		I _{OL} = 12mA	2.3		0.7	v
			2.7		0.4	
		I _{OL} = 24 mA	3		0.55	
l	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μA
I _{I(HOLD)}	Bushold Input Minimum	$V_{IN} = 0.58V$	1.65	25		
	Drive Hold Current	$V_{IN} = 1.07V$	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		$V_{IN} = 1.7V$	2.3	-45		μA
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
		$0 < V_O \le 3.6V$	3.6		±500	
l _{oz}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
I _{CC}	Quiescent Supply Current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6		40	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μA


AC Electrical Characteristics

Symbol		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$								
	Parameter	C _L = 50 pF			C _L = 30 pF			Units		
	Parameter	V $_{CC}$ = 3.3V \pm 0.3V		$V_{CC} = 2.7V$		V $_{CC}$ = 2.5V \pm 0.2V		V $_{CC}$ = 1.8V \pm 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
tw	Pulse Width	3.3		3.3		3.3		4.0		ns
t _S	Setup Time	1.1		1		1		2.5		ns
t _H	Hold Time	1.4		1.7		1.5		1.0		ns
t _{PHL} , t _{PLH}	Propagation Delay In to On	1.1	3.6		4.3	1	4.5	1.5	6.8	ns
t _{PHL} , t _{PLH}	Propagation Delay LE to On	1	3.9		4.6	1	4.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.0	4.7		5.7	1.0	6.0	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.4	4.1		4.5	1.2	5.1	1.5	6.8	ns

Capacitance

Symbol	Parameter		Conditions	TA = -	Units	
	Parameter	conditions	V _{cc}	Typical	Units	
C _{IN}	Input Capacitance	Control	$V_I = 0V \text{ or } V_{CC}$	3.3	3	pF
		Data	$V_I = 0V \text{ or } V_{CC}$	3.3	6	рг
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	22	
				2.5	19	pF
		Outputs Disabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	5	Ы
				2.5	4	

74ALVCH16373



www.fairchildsemi.com

6

