# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Aug 31 IC24 Data Handbook 1998 Sep 24



HILIP

# 74ALVCH16601

#### FEATURES

- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple V<sub>CC</sub> and ground pins for minimum noise and ground bounce
- Current drive ± 24 mA at 3.0 V
- All inputs have bus hold circuitry
- Output drive capability 50Ω transmission lines @ 85°C

#### DESCRIPTION

The 74ALVCH16601 is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ( $\overline{OE}_{AB}$  and  $\overline{OE}_{BA}$ ), latch enable (LE<sub>AB</sub> and LE<sub>BA</sub>), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when  $LE_{AB}$  is High. When  $LE_{AB}$  is Low, the A data is latched if CPAB is held at a High or Low logic level. If LEAB is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of  $CP_{AB}$ . When  $\overline{OE}_{AB}$  is Low, the outputs are active. When  $\overline{OE}_{AB}$  is High, the outputs are in the high-impedance state. The clocks can be controlled with the clock-enable inputs  $(\overline{CE}_{BA}/\overline{CE}_{AB}).$ 

Data flow for B-to-A is similar to that of A-to-B but uses  $\overline{OE}_{BA}$ ,  $LE_{BA}$ and CP<sub>BA</sub>.

To ensure the high impedance state during power up or power down,  $\overline{OE}_{BA}$  and  $\overline{OE}_{AB}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

#### QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f = 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	PARAMETER CONDITIONS		TYPICAL	UNIT	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay An, Bn to Bn, An	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$		3.1 2.8	ns	
C <sub>I/O</sub>	Input/Output capacitance			8.0	pF	
Cl	Input capacitance			4.0	pF	
C	Power dissipation capacitance per latch	$V_{I} = GND$ to $V_{CC}^{1}$	Outputs enabled	21	рF	
C <sub>PD</sub>	rower dissipation capacitance per laten	vI = GIAD to ACC.	Outputs disabled	3	pi	

NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ ):

 $\begin{array}{l} \mathsf{P}_{D} = \mathsf{C}_{PD} \times \mathsf{V}_{CC}^{2} \times \mathsf{f}_{i} + \Sigma \left(\mathsf{C}_{L} \times \mathsf{V}_{CC}^{2} \times \mathsf{f}_{o}\right) \text{ where:} \\ \mathsf{f}_{i} = \mathsf{input} \text{ frequency in MHz; } \mathsf{C}_{L} = \mathsf{output} \text{ load capacity in pF;} \\ \mathsf{f}_{o} = \mathsf{output} \text{ frequency in MHz; } \mathsf{V}_{CC} = \mathsf{supply voltage in V;} \end{array}$ 

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	DWG NUMBER
56-Pin Plastic TSSOP Type II	stic TSSOP Type II -40°C to +85°C		SOT364-1


# 74ALVCH16601

OE <sub>AB</sub> 1	$ \frown \frown \frown$	56	CE <sub>AB</sub>
LE <sub>AB</sub> 2		55	CP <sub>AB</sub>
A0 3		54	B0
GND 4		53	GND
A1 5		52	B1
A2 6		51	B2
V <sub>CC</sub> 7		50	VCC
A3 8		49	B3
A4 9		48	B4
A5 10		47	B5
GND 11	1	46	GND
A6 12	1	45	B6
A7 13	1	44	B7
A8 14	1	43	B8
A9 15	1	42	B9
A10 <b>16</b>		41	B10
A11 <b>17</b>		40	B11
GND 18		39	GND
A12 19		38	B12
A13 20		37	B13
A14 <b>21</b>		36	B14
V <sub>CC</sub> 22		35	VCC
A15 23		34	B15
A16 24		33	B16
GND 25		32	GND
A17 26		31	B17
OE <sub>BA</sub> 27		30	CP <sub>BA</sub>
LE <sub>BA</sub> 28		29	CEBA
		SW	00129

#### **PIN CONFIGURATION**

**Philips Semiconductors** 

#### LOGIC SYMBOL




#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	OEAB	Output enable A-to-B
2	LE <sub>AB</sub>	Latch enable A-to-B
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A0 to A17	Data inputs/outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage
27	OEBA	Output enable B-to-A
28	LE <sub>BA</sub>	Latch enable B-to-A
29	CE <sub>BA</sub>	Clock enable B-to-A
30	CP <sub>BA</sub>	Clock input B-to-A
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B0 to B17	Data inputs/outputs
55	CP <sub>AB</sub>	Clock input A-to-B
56	CEAB	Clock enable A-to-B

# 74ALVCH16601

LOGIC DIAGRAM (one section)



#### **FUNCTION TABLE**

	INPUTS					STATUS
CEXX	OEXX	LE <sub>XX</sub>	CPXX	DATA	OUTPUTS	314103
Х	Н	Х	Х	Х	Z	Disabled
X X	L	H H	X X	H L	H L	Transparent
Н	L	L	Х	Х	NC	Hold
L	L	L	$\uparrow$	h I	H L	Clock + display
L L	L	L	L H	X X	NC	Hold

AB for A-to-B direction, BA for B-to-A direction ΧХ =

HIGH voltage level Н =

LOW voltage level L =

HIGH state must be present one setup time before the LOW-to-HIGH transition of  $CP_{XX}$ h = L

LOW state must be present one setup time before the LOW-to-HIGH transition of  $CP_{XX}$ =

X ↑ = Don't care


LOW-to-HIGH level transition =

No change NC =


Ζ High impedance "off" state =

# 74ALVCH16601

#### LOGIC SYMBOL (IEEE/IEC)



**BUSHOLD CIRCUIT** 



# 74ALVCH16601

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
STMBOL		CONDITIONS	MIN	MAX	UNIT
N	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	v
V <sub>CC</sub>	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	v
VI	DC Input voltage range		0	V <sub>CC</sub>	V
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

#### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> <0	-50	mA
		For control pins <sup>1</sup>	-0.5 to +4.6	v
VI	DC input voltage	For data inputs <sup>1</sup>	-0.5 to V <sub>CC</sub> +0.5	v
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	± 50	mA
V <sub>O</sub>	DC output voltage	Note 1	-0.5 to V <sub>CC</sub> +0.5	V
Ι <sub>Ο</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	± 50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
PTOT Power dissipation per package -plastic thin-medium-shrink (TSSOP)		For temperature range: -40 to +125 °C above +55°C derate linearly with 8 mW/K	600	mW

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 74ALVCH16601

#### **DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

			LIMITS Temp = -40°C to +85°C				
SYMBOL	PARAMETER	TEST CONDITIONS					
			MIN	TYP <sup>1</sup>	MAX	1	
		V <sub>CC</sub> = 2.3 to 2.7V	1.7	1.2			
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0	1.5		1 <sup>v</sup>	
M		V <sub>CC</sub> = 2.3 to 2.7V		1.2	0.7		
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V		1.5	0.8	1 <sup>v</sup>	
		$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -100 $\mu$ A	V <sub>CC</sub> -0.2	V <sub>CC</sub>			
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -6mA	V <sub>CC</sub> -0.3	V <sub>CC</sub> -0.08		1	
M		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.26		$1_{v}$	
V <sub>OH</sub>	HIGH level output voltage	$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.14		1 `	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.09			
		$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -24mA	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.28			
	LOW level output voltage	$V_{CC}$ = 2.3 to 3.6V; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A	1	GND	0.20	V	
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 6mA		0.07	0.40	V	
V <sub>OL</sub>		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA		0.15	0.70	0 V	
		$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA		0.14	0.40		
		$V_{CC}$ = 3.0V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 24mA		0.27	0.55		
I	Input leakage current	$V_{CC} = 2.3$ to 3.6V; $V_I = V_{CC}$ or GND		0.1	5	μA	
I <sub>OZ</sub>	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.7 \text{ to } 3.6 \text{V};  \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{O}} = \text{V}_{CC} \text{ or } \text{GND} \end{array} $		0.1	10	μA	
I <sub>CC</sub>	Quiescent supply current	$V_{CC}$ = 2.3 to 3.6V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0		0.2	40	μA	
$\Delta I_{CC}$	Additional quiescent supply current	$V_{CC}$ = 2.3V to 3.6V; $V_I$ = $V_{CC}$ – 0.6V; $I_O$ = 0		150	750	μA	
	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_I = 0.7V^2$	45	-			
BHL	Bus hold LOW sustaining current	$V_{CC} = 3.0V; V_I = 0.8V^2$	75	150		μΑ	
	Rus hold HIGH sustaining surrant	$V_{CC} = 2.3V; V_1 = 1.7V^2$	-45			/	
Івнн	Bus hold HIGH sustaining current	$V_{CC} = 3.0V; V_1 = 2.0V^2$	-75	-175		μ/	
I <sub>BHLO</sub>	Bus hold LOW overdrive current	$V_{CC} = 3.6 V^2$	500			μA	
I <sub>BHHO</sub>	Bus hold HIGH overdrive current	$V_{CC} = 3.6 V^2$	-500			μA	

NOTES:

1. All typical values are at  $T_{amb} = 25^{\circ}C$ . 2. Valid for data inputs of bus hold parts.

## 74ALVCH16601

# AC CHARACTERISTICS FOR V<sub>CC</sub> = 2.3V TO 2.7V RANGE GND = 0V; $t_r = t_f \le 2.0ns$ ; $C_L = 30pF$

SYMBOL	PARAMETER	WAVEFORM	V	UNIT		
			MIN	TYP <sup>1</sup>	MAX	
	Propagation delay An, Bn to Bn, An		1.0	3.1	5.2	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay LE <sub>AB,</sub> LE <sub>BA</sub> to Bn, An	1, 2	1.0	3.6	6.2	ns
	Propagation delay CP <sub>AB,</sub> CP <sub>BA</sub> to Bn, An		1.0	3.4	5.9	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time $\overline{OE}_{BA,}OE_{AB}$ to An,Bn	3	1.1	3.1	5.3	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output enable time $\overline{OE}_{BA,}OE_{AB}$ to An,Bn	3	1.4	2.8	4.9	ns
•	Pulse width HIGH LE <sub>AB</sub> or LE <sub>BA</sub>	2	3.3	1.6	-	
t <sub>W</sub>	Pulse width HIGH or LOW CP <sub>AB</sub> , CP <sub>BA</sub>	2	3.3	2.0	-	ns
	Set-up time An <sub>,</sub> Bn to CP <sub>AB</sub> , CP <sub>BA</sub>		2.3	-0.2	-	
t <sub>SU</sub>	Set-up time An, Bn to LE <sub>AB,</sub> LE <sub>BA</sub>	4	1.3	0.1	-	ns
	Set-up time $CE_{AB}$ , $CE_{BA}$ to $CP_{AB}$ , $CP_{BA}$		2.0	-0.4	-	
	Hold time An, Bn to CP <sub>AB</sub> , CP <sub>BA</sub>		1.2	0.3	-	
t <sub>h</sub>	Hold time An, Bn to LE <sub>AB</sub> , LE <sub>BA</sub>	4	1.3	0.2	-	ns
	Hold time $CE_{AB}$ , $CE_{BA}$ to $CP_{AB}$ , $CP_{BA}$		1.1	0.4	_	
f <sub>MAX</sub>	Maximum clock frequency		150	390	-	MHz

NOTE:

1. All typical values are at  $V_{CC}$  = 2.5V and  $T_{amb}$  = 25°C.

# 74ALVCH16601

# AC CHARACTERISTICS FOR $V_{CC}$ = 3.0V TO 3.6V RANGE AND $V_{CC}$ = 2.7V GND = 0V; $t_r = t_f = 2.5ns$ ; $C_L = 50pF$

			LIMITS						
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 3.3V ±0.3V			V <sub>CC</sub> = 2.7V			UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	ТҮР	MAX	1
	Propagation delay An, Bn to Bn, An		1.0	2.8	4.2		3.1	4.7	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay LE <sub>AB</sub> , LE <sub>BA</sub> to Bn, An	1, 2	1.0	3.1	4.9		3.4	5.4	ns
	Propagation delay CP <sub>AB</sub> , CP <sub>BA</sub> to Bn, An		1.3	3.1	5.0		3.5	5.8	]
t <sub>PZH</sub> /t <sub>PZL</sub>	$\frac{3}{OE}$ State output enable time $\overline{OE}_{BA}$ to An	3	1.1	2.8	5.2		3.3	6.1	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time $\overline{\text{OE}}_{\text{BA}}$ to An	3	1.2	3.2	4.4		3.3	4.8	ns
	LE pulse width LE <sub>AB</sub> , LE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>	2	3.3	0.9		3.3	0.7		
tw	LE pulse width HIGH or LOW CP <sub>AB</sub> , CP <sub>BA</sub>	2	3.3	0.9		3.3	1.2		ns
	Set-up time An, Bn to CP <sub>AB</sub> , CP <sub>BA</sub>		2.1	-0.2		2.4	0.0		
t <sub>SU</sub>	Set-up time An, Bn to LE <sub>AB</sub> , LE <sub>BA</sub>	4	1.1	0.3		1.2	-0.2		ns
	Set-up time CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>		1.7	-0.2		2.0	-0.7		]
	Hold time An, Bn to CP <sub>AB</sub> , CP <sub>BA</sub>		1.0	-0.1		1.1	0.3		
t <sub>h</sub>	Hold time An, Bn to LE <sub>AB</sub> , LE <sub>BA</sub>	4	1.4	0.1		1.6	0.1		ns
	Hold time CE <sub>AB</sub> , CE <sub>BA</sub> to CP <sub>AB</sub> , CP <sub>BA</sub>		1.1	0.4		1.2	0.6		1
f <sub>MAX</sub>	Maximum clock frequency		150	340		150	333		MHz

NOTE:

1. All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.


### 74ALVCH16601






- 2.  $V_X = V_{OL} + 0.15V$ 3.  $V_{\rm Y} = V_{\rm OH} - 0.15 V$
- 4.  $V_I = V_{CC}$
- 5. V<sub>OL</sub> and V<sub>OH</sub> are the typical output voltage drop that occur with the output load.


- 5.  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Waveform 1. Input (An, Bn) to output (Bn, An) propagation delays



Waveform 2. Latch enable input (LEAB, LEBA) and clock pulse input ( $CP_{AB}$ ,  $CP_{BA}$ ) to output propagation delays and their pulse width




Waveform 3. 3-State enable and disable times



Waveform 4. Data set-up and hold times for the An and Bn inputs to the LE<sub>AB</sub>, LE<sub>BA</sub>, CP<sub>AB</sub> and CP<sub>BA</sub> inputs

#### **TEST CIRCUIT**



**Test Circuit for 3-State Outputs** 

SWITCH POSITION

TEST	SWITCH		V <sub>CC</sub>	V <sub>IN</sub>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open		< 2.7V	V <sub>CC</sub> 2.7V
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 * V <sub>CC</sub>		2.7 – 3.6V	2.7V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND			

#### DEFINITIONS

R<sub>L</sub> = Load resistor


- C<sub>L</sub> = Load capacitance includes jig and probe capacitance
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$

of pulse generators.

SW00047

Load circuitry for switching times

## 74ALVCH16601



## 74ALVCH16601

DEFINITIONS					
Data Sheet Identification Product Status		Definition			
Objective Specification Formative or in Design This data sheet contains the design target or goal specifications for product development.   may change in any manner without notice. This data sheet contains the design target or goal specifications for product development.					
Preliminary Specification Preproduction Product		This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification Full Production		This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

**Philips Semiconductors** 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Date of release: 06-98

Document order number:

9397-750-04798

Let's make things better.



