## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:


- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## INTEGRATED CIRCUITS



Product specification

1998 Jul 27

IC24 Data Handbook



## 74ALVCH16841

FE	ΑΤΙ	JRE	S
	~ • •		

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- Wide supply voltage range of 1.2V to 3.6V
- CMOS low power consumption
- Direct interface with TTL levels
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple V<sub>CC</sub> and GND pins for minimum noise and ground bounce
- Current drive ±24 mA at 3.0 V
- All inputs have bus hold circuitry
- Output drive capability 50Ω transmission lines @ 85°C
- 3-State non-inverting outputs for bus oriented applications

#### DESCRIPTION

The 74ALVCH16841 has two 10-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) and output enable ( $n\overline{OE}$ ) control gates.

When  $n\overline{OE}$  is LOW, the data in the registers appears at the outputs. When  $n\overline{OE}$  is High the outputs are in High-impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16841 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

PIN CONFIGURATIO	NC	
10E 1	56	1LE
1Q0 2	2 55	1D0
1Q1 3	3 54	1D1
GND 4	1 53	GND
1Q2 5	5 52	1D2
1Q3 6	51	1D3
V <sub>CC</sub> 7	7 50	V <sub>CC</sub>
1Q4 8	3 49	1D4
1Q5 9	48	1D5
1Q6 1	0 47	1D6
GND 1	1 46	GND
1Q7 [];	2 45	1D7
1Q8 [1:	3 44	1D8
1Q9 1	4 43	1D9
2Q0 1	5 42	2D0
2Q1 1	6 41	2D1
2Q2 [1	7 40	2D2
GND 1	8 39	GND
2Q3 1	9 38	2D3
2Q4 2	0 37	2D4
2Q5 2		2D5
V <sub>CC</sub> 2		VCC
2Q6 2	1 -	2D6
2Q7 2		2D7
GND 2		GND
2Q8 2		2D8
2Q9 2		2D9
20E 2	8 29	2LE
	SA	00076

## QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5ns$ 

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$	2.5 2.4	ns	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nLE to nQ <sub>n</sub>	$V_{CC} = 2.5V, C_L = 30pF$ $V_{CC} = 3.3V, C_L = 50pF$	2.5 2.4	ns	
CI	Input capacitance		5.0	pF	
C <sub>PD</sub>	Power dissipation capacitance per buffer	$V_1 = GND$ to $V_{CC}^1$	Outputs enabled	19	рF
	i ower dissipation capacitance per buller		Outputs disabled	3	19

#### NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where: } f_{i} = \text{input frequency in MHz; } C_{L} = \text{output load capacitance in pF;} \\ f_{o} = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) = \text{sum of outputs.}$ 

#### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVCH16841 DGG	ACH16841 DGG	SOT364-1

## 74ALVCH16841

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	1 <del>0E</del>	Output enable inputs (active-LOW)
56	1LE	Latch enable inputs (active HIGH)
55, 54, 52, 51, 49, 48, 47, 45, 44, 43	1D0 – 1D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14	1Q0 – 1Q9	Data outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage
28	2 <del>0E</del>	Output enable inputs (active-LOW)
29	2LE	Latch enable inputs (active HIGH)
42, 41, 40, 38, 37, 36, 34, 33, 31, 30	2D0 – 2D9	Data inputs
15, 16, 17, 19, 20, 21, 23, 24, 26, 27	2Q0 – 2Q9	Data outputs


#### **FUNCTION TABLE**

INPUTS			OUTPUT
nOE	LE	Dx	Q
L	Н	L	L
L	Н	Н	Н
L	L	Х	Q <sub>0</sub>
Н	Х	Х	Z

H = High voltage level L = Low voltage level

X = Don't care Z = High impedance "off" state


#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)


				1	
10E	1	EN2			
1LE	56	 C1			
20E	28	 EN4			
2LE	29	 C3			
1D0	55	 1D	2 🗸	2	1Q0
1D1	54			3	1Q1
1D2	52			5	1Q2
1D3	51			6	1Q3
1D4	49			8	1Q4
1D5	48			9	1Q5
1D6	47			10	1Q6
1D7	45			12	1Q7
1D8	44	 		13	1Q8
1D9	43			14	1Q9
2D0	42	 3D	4 ∇	15	2Q0
2D1	41	 		16	2Q1
2D2	40			17	2Q2
2D3	38		-	19	2Q3
2D3	37		_	20	2Q3
2D4 2D5	36		_	21	2Q5
2D5 2D6	34		_	23	2Q5 2Q6
2D6 2D7	33		_	24	2Q8 2Q7
2D7 2D8	31		_	26	2Q7 2Q8
	30			27	
2D9					2Q9
				SHC	0152

#### LOGIC DIAGRAM



## 74ALVCH16841

### **BUS HOLD CIRCUIT**



### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	МАХ	UNIT	
	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	v	
V <sub>CC</sub>	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	v	
VI	DC Input voltage range		0	V <sub>CC</sub>	V	
Vo	DC output voltage range		0	V <sub>CC</sub>	V	
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C	
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V	

### **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V	
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA	
V.	DC input voltage	For control pins <sup>1</sup>	-0.5 to +4.6	v	
VI	DC input voltage	For data inputs <sup>1</sup>	–0.5 to V <sub>CC</sub> +0.5	1 °	
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	± 50	mA	
V <sub>O</sub>	DC output voltage	Note 1	–0.5 to V <sub>CC</sub> +0.5	V	
Ι <sub>Ο</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	±50	mA	
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C	
P <sub>TOT</sub>	Power dissipation per package -plastic medium-shrink (SSOP) -plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW	

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 74ALVCH16841

#### **DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS			
SYMBOL	YMBOL PARAMETER	TEST CONDITIONS	Temp = -40°C to +85°C				
		MIN	TYP <sup>1</sup>	MAX	1		
		V <sub>CC</sub> = 2.3 to 2.7V	1.7	1.2			
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0	1.5		1 ~	
		V <sub>CC</sub> = 2.3 to 2.7V		1.2	0.7		
VIL	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V		1.5	0.8	1 ^	
		$V_{CC} = 2.3$ to 3.6V; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -100\mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>			
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -6mA	V <sub>CC</sub> -0.3	V <sub>CC</sub> -0.08		1	
		$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.26		1	
V <sub>OH</sub>	HIGH level output voltage	$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = -12mA	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.14		1 ~	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.09		1	
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24mA$	V <sub>CC</sub> -1.0	V <sub>CC</sub> -0.28		1	
		$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A			GND	0.20	V
		$V_{CC} = 2.3V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6mA$		0.07	0.40	V	
V <sub>OL</sub>	LOW level output voltage	$V_{CC}$ = 2.3V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA		0.15	0.70	$\square$	
		$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 12mA		0.14	0.40	V	
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 24mA$		0.27	0.55	1	
I <sub>I</sub>	Input leakage current	$V_{CC} = 2.3$ to 3.6V; $V_I = V_{CC}$ or GND		0.1	5	μ/	
I <sub>OZ</sub>	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.3 \text{ to } 3.6 \text{V};  \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{O}} = \text{V}_{CC} \text{ or } \text{GND} \end{array} $		0.1	10	μ	
I <sub>CC</sub>	Quiescent supply current	$V_{CC}$ = 2.3 to 3.6V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0		0.2	40	μ	
$\Delta I_{CC}$	Additional quiescent supply current	$V_{CC}$ = 2.3V to 3.6V; $V_{I}$ = $V_{CC}$ – 0.6V; $I_{O}$ = 0		150	750	μ	
I <sub>BHL</sub> 2	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_1 = 0.7V$	45	-		μ/	
·DUL		$V_{CC} = 3.0V; V_1 = 0.8V$	75	150		μ,	
I <sub>BHH</sub> 2	Bus hold HIGH sustaining current	$V_{\rm CC} = 2.3V; V_{\rm I} = 1.7V$	-45	475		μ/	
	Pue held I OW everdrive everent	$V_{CC} = 3.0V; V_I = 2.0V$	-75	-175			
I <sub>BHLO</sub> 2 I <sub>BHHO</sub> 2	Bus hold LOW overdrive current Bus hold HIGH overdrive current	$V_{CC} = 3.6V$ $V_{CC} = 3.6V$	500 500			μ <i>Α</i> μ <i>Α</i>	

NOTES:

1. All typical values are at  $T_{amb} = 25^{\circ}C$ . 2. Valid for data inputs of bus hold parts.

## 74ALVCH16841

### AC CHARACTERISTICS FOR V<sub>CC</sub> = 2.3V TO 2.7V RANGE

 $GND = 0V; t_r = t_f \leq 2.0ns; C_L = 30pF$ 

				UNIT		
SYMBOL	PARAMETER	WAVEFORM	V			
			MIN	TYP <sup>1</sup>	MAX	1
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	1, 5	1.0	2.5	5.0	ns
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nLE to nQ <sub>n</sub>	2, 5	1.0	2.5	5.6	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time $n\overline{OE}_n$ to $nQ_n$	4, 5	1.0	2.7	6.2	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time $n\overline{OE}_n$ to $nQ_n$	4, 5	1.1	2.2	5.3	ns
t <sub>W</sub>	nLE pulse width HIGH	2, 5	3.3	1.5	-	ns
t <sub>SU</sub>	Set up time nD <sub>n</sub> to nLE	3, 5	1.3	0.1	-	ns
Т <sub>h</sub>	Hold time nD <sub>n</sub> to nLE	3, 5	1.4	0.3	-	ns

NOTE:

1. All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## AC CHARACTERISTICS FOR $V_{CC}$ = 3.0V TO 3.6V RANGE AND $V_{CC}$ = 2.7V

 $GND = 0V; t_r = t_f \le 2.5ns; C_L = 50pF$ 

			LIMITS			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	۷ <sub>C</sub>	$_{\rm C}$ = 3.3 ± 0.	3V	V <sub>CC</sub> = 2.7V			UNIT
			MIN	TYP <sup>1, 2</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	1, 5	1.0	2.4	3.9	1.0	2.6	4.7	ns
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nLE to nQ <sub>n</sub>	2, 5	1.0	2.4	4.3	1.0	2.6	5.1	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.0	2.3	4.9	1.0	3.1	6.0	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.3	2.9	4.1	1.3	3.1	4.3	ns
t <sub>W</sub>	nLE pulse width HIGH	2, 5	3.3	1.5	-	3.3	1.5	-	ns
t <sub>SU</sub>	Set up time nD <sub>n</sub> to nLE	3, 5	1.0	0.6	-	1.1	0.1	-	ns
t <sub>h</sub>	Hold time nD <sub>n</sub> to nLE	3, 5	1.4	0.2	-	1.7	0.2	-	ns

NOTES:

1. All typical values are measured  $T_{amb}$  = 25°C.

2. Typical value is measured at  $V_{CC}$  = 3.3V

## 74ALVCH16841


#### AC WAVEFORMS FOR V<sub>CC</sub> = 2.3V TO 2.7V AND V<sub>CC</sub> < 2.3V RANGE

 $V_{M} = 0.5 V_{CC}$  $V_{X} = V_{OL} + 0.15V$  $V_{Y} = V_{OH} - 0.15V$  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.


#### AC WAVEFORMS FOR V<sub>CC</sub> = 3.0V TO 3.6V AND V<sub>CC</sub> = 2.7V RANGE

 $V_{M} = 1.5 V$   $V_{X} = V_{OL} + 0.3V$   $V_{Y} = V_{OH} - 0.3V$ 


 $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load. V<sub>I</sub> = 2.7V




#### Waveform 1. The input $(D_n)$ to output $(Q_n)$ propagation delay



Waveform 2. The latch enable (LE) pulse width, the latch enable input to output (Qn) propagation delay




Waveform 3. The data set up and hold times for the D<sub>n</sub> input to the LE input




Waveform 4. 3-State enable and disable times

#### **TEST CIRCUIT**



Waveform 5. Load circuitry for switching times

## 74ALVCH16841



## 74ALVCH16841

NOTES

## 74ALVCH16841

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 07-98 9397-750-04561

Let's make things better.



PHILIPS