

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









3.3V CMOS 16-BIT BUS TRANSCIEVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCHR162245

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- $Vcc = 2.5V \pm 0.2V$
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- Balanced Output Drivers: ±12mA
- Low Switching Noise

APPLICATIONS:

- · 3.3V high speed systems
- · 3.3V and lower voltage computing systems

DESCRIPTION:


This 16-bit bus transceiver is built using advanced dual metal CMOS technology. The ALVCHR162245 device is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.


This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The ALVCHR162245 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ± 12 mA at the designated threshold levels.

The ALVCHR162245 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM






 $IDT and the \, IDT \, logo \, are \, registered \, trademarks \, of \, Integrated \, Device \, Technology, \, Inc. \,$

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2016

PIN CONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|----------------------|---|-----------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | ٧ |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | V |
| Tstg | Storage Temperature | -65 to +150 | °C |
| lout | DC Output Current | -50 to +50 | mA |
| lıĸ | Continuous Clamp Current, VI < 0 or VI > VCC | ±50 | mA |
| Іок | Continuous Clamp Current, Vo < 0 | -50 | mA |
| lcc lss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation of
 the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 5 | 7 | pF |
| Соит | Output Capacitance | Vout = 0V | 7 | 9 | pF |
| CI/O | I/O Port Capacitance | VIN = 0V | 7 | 9 | pF |

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description | |
|---|----------------------------------|--|
| xOE Output Enable Inputs (Active LOW) | | |
| DIR | Direction Control Inputs | |
| xAx ⁽¹⁾ Side A Inputs or 3-State Outputs | | |
| xBx ⁽¹⁾ | Side B Inputs or 3-State Outputs | |

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 8-BIT SECTION)(1)

| Inputs | | |
|--------|------|---------------------|
| xŌĒ | xDIR | Outputs |
| L | L | Bus B data to A bus |
| L | Н | Bus A data to B bus |
| Н | Х | High Z State |

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Condi | tions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------------------|--|----------------------------------|---------------------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | _ | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | _ | _ | |
| VIL | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | T - | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | _ | 0.8 | |
| Іін | Input HIGH Current | Vcc = 3.6V | VI = VCC | _ | _ | ±5 | μA |
| lıL | Input LOW Current | Vcc = 3.6V | VI = GND | _ | _ | ±5 | μA |
| lozн | High Impedance Output Current | Vcc = 3.6V | Vo = Vcc | _ | _ | ±10 | μA |
| lozl | (3-State Output pins) | | Vo = GND | - | - | ±10 | |
| Vik | Clamp Diode Voltage | Vcc = 2.3V, lin = -18mA | | Τ – | -0.7 | -1.2 | V |
| VH | Input Hysteresis | Vcc = 3.3V | | T - | 100 | _ | mV |
| ICCL ICCH ICCZ | Quiescent Power Supply Current | Vcc = 3.6V Vin = GND or Vcc | | _ | 0.1 | 40 | μΑ |
| Δlcc | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, other i | nputs at Vcc or GND | _ | _ | 750 | μΑ |

NOTE:

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--------|----------------------------------|-----------------|----------------|-------------|---------------------|------|------|
| Івнн | Bus-Hold Input Sustain Current | Vcc = 3V | Vı = 2V | – 75 | _ | | μΑ |
| IBHL | | | Vı = 0.8V | 75 | _ | _ | |
| Івнн | Bus-Hold Input Sustain Current | Vcc = 2.3V | VI = 1.7V | – 45 | _ | _ | μΑ |
| IBHL | | | Vı = 0.7V | 45 | _ | _ | |
| Івнно | Bus-Hold Input Overdrive Current | Vcc = 3.6V | VI = 0 to 3.6V | _ | _ | ±500 | μA |
| IBHLO | | | | | | | |

NOTES:

- 1. Pins with Bus-Hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Con | ditions ⁽¹⁾ | Min. | Max. | Unit |
|--------|---------------------|--------------------|------------------------|-----------|------|------|
| Voн | Output HIGH Voltage | Vcc = 2.3V to 3.6V | Iон = - 0.1mA | Vcc - 0.2 | _ | V |
| | | Vcc = 2.3V | Iон = -4mA | 1.9 | _ | |
| | | | Iон = -6mA | 1.7 | _ | |
| | | Vcc = 2.7V | Iон = -4mA | 2.2 | _ | |
| | | | Iон = - 8mA | 2 | _ | |
| | | Vcc = 3V | Iон = -6mA | 2.4 | _ | |
| | | | Iон = - 12mA | 2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | IoL = 0.1mA | _ | 0.2 | V |
| | | Vcc = 2.3V | IoL = 4mA | _ | 0.4 | |
| | | | IoL = 6mA | _ | 0.55 | |
| | | Vcc = 2.7V | IoL = 4mA | _ | 0.4 | |
| | | | IoL = 8mA | _ | 0.6 | |
| | | Vcc = 3V | IoL = 6mA | _ | 0.55 | |
| | | | IOL = 12mA | _ | 0.8 | |

NOTF:

OPERATING CHARACTERISTICS, TA = 25°C

| | | | Vcc = 2.5V ± 0.2V | $Vcc = 3.3V \pm 0.3V$ | |
|--------|--|---------------------|-------------------|-----------------------|------|
| Symbol | Parameter | Test Conditions | Typical | Typical | Unit |
| CPD | Power Dissipation Capacitance Outputs enabled | CL = 0pF, f = 10Mhz | 24 | 32 | pF |
| CPD | Power Dissipation Capacitance Outputs disabled | | 4 | 5 | |

SWITCHING CHARACTERISTICS(1)

| | | Vcc = 2.5 | V ± 0.2V | Vcc = | 2.7V | Vcc = 3.3 | V ± 0.3V | |
|--------------|----------------------------|-----------|----------|-------|------|-----------|----------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| t PLH | Propagation Delay | 1 | 4.9 | _ | 4.7 | 1 | 4.2 | ns |
| t PHL | xAx to xBx or xBx to xAx | | | | | | | |
| tpzh | Output Enable Time | 1 | 6.8 | _ | 6.7 | 1 | 5.6 | ns |
| tpzL | xOE to xAx or xBx | | | | | | | |
| tPHZ | Output Disable Time | 1 | 6.3 | _ | 5.7 | 1 | 5.5 | ns |
| tPLZ | xOE to xAx or xBx | | | | | | | |
| tsk(o) | Output Skew ⁽²⁾ | | _ | _ | _ | _ | 500 | ps |

NOTES:


- 1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^{\circ}C$ to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

| Symbol | Vcc ⁽¹⁾ =3.3V±0.3V | Vcc ⁽¹⁾ =2.7V | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-------------------------------|--------------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| VIH | 2.7 | 2.7 | Vcc | V |
| VT | 1.5 | 1.5 | Vcc/2 | V |
| VLZ | 300 | 300 | 150 | mV |
| VHZ | 300 | 300 | 150 | mV |
| CL | 50 | 50 | 30 | pF |



DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | Vload |
| Disable High Enable High | GND |
| All Other Tests | Open |





tsk(x) = |tplh2 - tplh1| or tphl2 - tphl1

Output Skew - tsκ(x)

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.







Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ALVC Link

ORDERING INFORMATION



Datasheet Document History

09/19/2016

Pg. 6

Updated the ordering information by adding Tape and Reel.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com