



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



74AVC4TD245PW

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Rev. 1 — 9 June 2017

Product data sheet

1 General description

The 74AVC4TD245PW is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight 1-bit input-output ports (An and Bn), four direction control inputs (DIR1, DIR2, DIR3 and DIR4), an output enable input (\overline{OE}) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 0.8 V and 1.95 V for translating between the 0.8 V, 1.2 V, 1.5 V and 1.8 V supply voltage nodes or 1.1 V to 3.6 V for translating between the 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V supply voltage nodes. Pins An, OE and DIRn are referenced to $V_{CC(A)}$ and pins Bn are referenced to $V_{CC(B)}$. A HIGH on DIRn allows transmission from An to Bn and a LOW on DIRn allows transmission from Bn to An. The output enable input (\overline{OE}) can be used to disable the outputs so the buses are effectively isolated.

The device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both An and Bn are in the high-impedance OFF-state.

2 Features and benefits

- Wide supply voltage range:
 - $V_{CC(A)}$ and $V_{CC(B)}$: 0.8 V to 1.95 V or 1.1 V to 3.6 V
- Complies with JEDEC standards:
 - JESD8-12 (0.8 V to 1.3 V)
 - JESD8-11 (0.9 V to 1.65 V)
 - JESD8-7 (1.2 V to 1.95 V)
 - JESD8-5 (1.8 V to 2.7 V)
 - JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114E Class 3B exceeds 8000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Maximum data rates:
 - 380 Mbit/s (\geq 1.8 V to 3.3 V translation)
 - 200 Mbit/s (\geq 1.1 V to 3.3 V translation)
 - 200 Mbit/s (\geq 1.1 V to 2.5 V translation)
 - 200 Mbit/s (\geq 1.1 V to 1.8 V translation)
 - 150 Mbit/s (\geq 1.1 V to 1.5 V translation)
 - 100 Mbit/s (\geq 1.1 V to 1.2 V translation)
- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V

- I_{OFF} circuitry provides partial Power-down mode operation
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3 Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74AVC4TD245PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

4 Marking

Table 2. Marking codes

Type number	Marking code
74AVC4TD245PW	C4TD245

5 Functional diagram




Figure 1. Logic symbol




Figure 2. Logic diagram (one 1-bit transceiver)

6 Pinning information

6.1 Pinning




Figure 3. Pin configuration SOT403-1 (TSSOP16)

6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
V _{CC(A)}	1	supply voltage A (An, \overline{OE} and DIRn inputs are referenced to V _{CC(A)})
DIR1, DIR2, DIR3, DIR4	2, 15, 10, 7	direction control input
A1, A2, A3, A4	3, 4, 5, 6	data input or output
GND	8	ground (0 V)
B1, B2, B3, B4	14, 13, 12, 11	data input or output
\overline{OE}	9	output enable input (active LOW)
V _{CC(B)}	16	supply voltage B (Bn pins are referenced to V _{CC(B)})

7 Functional description

Table 4. Function table ^[1] ^[2]

Supply voltage $V_{CC(A)}$, $V_{CC(B)}$	Input					Input/output	
	\overline{OE}	DIR1	DIR2	DIR3	DIR4	An	Bn
0.8 V to 3.6 V	L	L	X	X	X	A1 = B1	input B1
0.8 V to 3.6 V	L	H	X	X	X	input A1	B1 = A1
0.8 V to 3.6 V	L	X	L	X	X	A2 = B2	input B2
0.8 V to 3.6 V	L	X	H	X	X	input A2	B2 = A2
0.8 V to 3.6 V	L	X	X	L	X	A3 = B3	input B3
0.8 V to 3.6 V	L	X	X	H	X	input A3	B3 = A3
0.8 V to 3.6 V	L	X	X	X	L	A4 = B4	input B4
0.8 V to 3.6 V	L	X	X	X	H	input A4	B4 = A4
0.8 V to 3.6 V	H	X	X	X	X	Z	Z
GND ^[3]	X	X	X	X	X	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] The An, DIRn and OE input circuit is referenced to $V_{CC(A)}$; The Bn input circuit is referenced to $V_{CC(B)}$.

[3] If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.

8 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		-0.5	+4.6	V
$V_{CC(B)}$	supply voltage B		-0.5	+4.6	V
I_{IK}	input clamping current	$V_I < 0$ V	-50	-	mA
V_I	input voltage	[1]	-0.5	+4.6	V
I_{OK}	output clamping current	$V_O < 0$ V	-50	-	mA
V_O	output voltage	Active mode [1] [2] [3]	-0.5	$V_{CCO} + 0.5$	V
		Suspend or 3-state mode [1]	-0.5	+4.6	V
I_O	output current	$V_O = 0$ V to V_{CCO} [2]	-	± 50	mA
I_{CC}	supply current	$I_{CC(A)}$ or $I_{CC(B)}$	-	100	mA
I_{GND}	ground current		-100	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C			
		TSSOP16 [4]	-	500	mW

[1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] $V_{CCO} + 0.5$ V should not exceed 4.6 V.

[4] For TSSOP16 package: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.

9 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC(A)}$	supply voltage A		0.8	3.6	V
$V_{CC(B)}$	supply voltage B		0.8	3.6	V
V_I	input voltage		0	3.6	V
V_O	output voltage	Active mode [1]	0	V_{CCO}	V
		Suspend or 3-state mode	0	3.6	V
T_{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CCI} = 0.8$ V to 3.6 V [2]	-	10	ns/V

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the input port.

10 Static characteristics

Table 7. Typical static characteristics at $T_{amb} = 25\text{ °C}$ [1]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = -1.5\text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 0.8\text{ V}$	-	0.69	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 1.5\text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 0.8\text{ V}$	-	0.07	-	V
I_I	input leakage current	DIRn, \overline{OE} input; $V_I = 0\text{ V}$ or 3.6 V ; $V_{CC(A)} = V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	± 0.025	± 0.25	μA
I_{OZ}	OFF-state output current	A or B port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 3.6\text{ V}$ [2]	-	± 0.5	± 2.5	μA
		suspend mode A port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = 3.6\text{ V}$; $V_{CC(B)} = 0\text{ V}$ [2]	-	± 0.5	± 2.5	μA
		suspend mode B port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 3.6\text{ V}$ [2]	-	± 0.5	± 2.5	μA
I_{OFF}	power-off leakage current	A port; V_I or $V_O = 0\text{ V}$ to 3.6 V ; $V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	± 0.1	± 1	μA
		B port; V_I or $V_O = 0\text{ V}$ to 3.6 V ; $V_{CC(B)} = 0\text{ V}$; $V_{CC(A)} = 0.8\text{ V}$ to 3.6 V	-	± 0.1	± 1	μA
C_I	input capacitance	DIRn, \overline{OE} input; $V_I = 0\text{ V}$ or 3.3 V ; $V_{CC(A)} = V_{CC(B)} = 3.3\text{ V}$	-	2.0	-	pF
$C_{I/O}$	input/output capacitance	A and B port; $V_O = 3.3\text{ V}$ or 0 V ; $V_{CC(A)} = V_{CC(B)} = 3.3\text{ V}$	-	4.0	-	pF

[1] V_{CCO} is the supply voltage associated with the output port.

[2] For I/O ports, the parameter I_{OZ} includes the input leakage current.

Table 8. Static characteristics [1] [2]

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	data input					
		$V_{CCI} = 0.8\text{ V}$	$0.70V_{CCI}$	-	$0.70V_{CCI}$	-	V
		$V_{CCI} = 1.1\text{ V}$ to 1.95 V	$0.65V_{CCI}$	-	$0.65V_{CCI}$	-	V
		$V_{CCI} = 2.3\text{ V}$ to 2.7 V	1.6	-	1.6	-	V
		$V_{CCI} = 3.0\text{ V}$ to 3.6 V	2	-	2	-	V
		DIRn, \overline{OE} input					
		$V_{CC(A)} = 0.8\text{ V}$	$0.70V_{CC(A)}$	-	$0.70V_{CC(A)}$	-	V
$V_{CC(A)} = 1.1\text{ V}$ to 1.95 V	$0.65V_{CC(A)}$	-	$0.65V_{CC(A)}$	-	V		

Symbol	Parameter	Conditions	-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	1.6	-	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	2	-	2	-	V
V_{IL}	LOW-level input voltage	data input					
		$V_{CCI} = 0.8 \text{ V}$	-	$0.30V_{CCI}$	-	$0.30V_{CCI}$	V
		$V_{CCI} = 1.1 \text{ V to } 1.95 \text{ V}$	-	$0.35V_{CCI}$	-	$0.35V_{CCI}$	V
		$V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$	-	0.7	-	0.7	V
		$V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$	-	0.8	-	0.8	V
		DIRn, \overline{OE} input					
		$V_{CC(A)} = 0.8 \text{ V}$	-	$0.30V_{CC(A)}$	-	$0.30V_{CC(A)}$	V
		$V_{CC(A)} = 1.1 \text{ V to } 1.95 \text{ V}$	-	$0.35V_{CC(A)}$	-	$0.35V_{CC(A)}$	V
		$V_{CC(A)} = 2.3 \text{ V to } 2.7 \text{ V}$	-	0.7	-	0.7	V
		$V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$	-	0.8	-	0.8	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_O = -100 \mu\text{A}$; $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	$V_{CCO} - 0.1$	-	$V_{CCO} - 0.1$	-	V
		$I_O = -3 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	0.85	-	0.85	-	V
		$I_O = -6 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	1.05	-	1.05	-	V
		$I_O = -8 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	1.2	-	1.2	-	V
		$I_O = -9 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	1.75	-	1.75	-	V
		$I_O = -12 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	2.3	-	2.3	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_O = 100 \mu\text{A}$; $V_{CC(A)} = V_{CC(B)} = 0.8 \text{ V to } 3.6 \text{ V}$	-	0.1	-	0.1	V
		$I_O = 3 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.1 \text{ V}$	-	0.25	-	0.25	V
		$I_O = 6 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.4 \text{ V}$	-	0.35	-	0.35	V
		$I_O = 8 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 1.65 \text{ V}$	-	0.45	-	0.45	V
		$I_O = 9 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 2.3 \text{ V}$	-	0.55	-	0.55	V
		$I_O = 12 \text{ mA}$; $V_{CC(A)} = V_{CC(B)} = 3.0 \text{ V}$	-	0.7	-	0.7	V

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Symbol	Parameter	Conditions	-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Max	Min	Max	
I_I	input leakage current	DIRn, \overline{OE} input; $V_I = 0\text{ V}$ or 3.6 V ; $V_{CC(A)} = V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	± 1	-	± 5	μA
I_{OZ}	OFF-state output current	A or B port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = V_{CC(B)} = 3.6\text{ V}$ [3]	-	± 5	-	± 30	μA
		suspend mode A port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = 3.6\text{ V}$; $V_{CC(B)} = 0\text{ V}$ [3]	-	± 5	-	± 30	μA
		suspend mode B port; $V_O = 0\text{ V}$ or V_{CCO} ; $V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 3.6\text{ V}$ [3]	-	± 5	-	± 30	μA
I_{OFF}	power-off leakage current	A port; V_I or $V_O = 0\text{ V}$ to 3.6 V ; $V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	± 5	-	± 30	μA
		B port; V_I or $V_O = 0\text{ V}$ to 3.6 V ; $V_{CC(B)} = 0\text{ V}$; $V_{CC(A)} = 0.8\text{ V}$ to 3.6 V	-	± 5	-	± 30	μA
I_{CC}	supply current	A port; $V_I = 0\text{ V}$ or V_{CCI} ; $I_O = 0\text{ A}$					
		$V_{CC(A)} = 0.8\text{ V}$ to 3.6 V ; $V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	10	-	55	μA
		$V_{CC(A)} = 1.1\text{ V}$ to 3.6 V ; $V_{CC(B)} = 1.1\text{ V}$ to 3.6 V	-	8	-	50	μA
		$V_{CC(A)} = 3.6\text{ V}$; $V_{CC(B)} = 0\text{ V}$	-	8	-	50	μA
		$V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 3.6\text{ V}$	-2	-	-12	-	μA
		B port; $V_I = 0\text{ V}$ or V_{CCI} ; $I_O = 0\text{ A}$					
		$V_{CC(A)} = 0.8\text{ V}$ to 3.6 V ; $V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	10	-	55	μA
		$V_{CC(A)} = 1.1\text{ V}$ to 3.6 V ; $V_{CC(B)} = 1.1\text{ V}$ to 3.6 V	-	8	-	50	μA
		$V_{CC(A)} = 3.6\text{ V}$; $V_{CC(B)} = 0\text{ V}$	-2	-	-12	-	μA
		$V_{CC(A)} = 0\text{ V}$; $V_{CC(B)} = 3.6\text{ V}$	-	8	-	50	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0\text{ A}$; $V_I = 0\text{ V}$ or V_{CCI} ; $V_{CC(A)} = 0.8\text{ V}$ to 3.6 V ; $V_{CC(B)} = 0.8\text{ V}$ to 3.6 V	-	20	-	70	μA
		A plus B port ($I_{CC(A)} + I_{CC(B)}$); $I_O = 0\text{ A}$; $V_I = 0\text{ V}$ or V_{CCI} ; $V_{CC(A)} = 1.1\text{ V}$ to 3.6 V ; $V_{CC(B)} = 1.1\text{ V}$ to 3.6 V	-	16	-	65	μA
ΔI_{CC}	additional supply current	$V_I = 3.0\text{ V}$; $V_{CC(A)} = V_{CC(B)} = 3.6\text{ V}$	-	500	-	650	μA

[1] V_{CCO} is the supply voltage associated with the output port.[2] V_{CCI} is the supply voltage associated with the data input port.[3] For I/O ports, the parameter I_{OZ} includes the input leakage current.

Table 9. Typical total supply current ($I_{CC(A)} + I_{CC(B)}$)

$V_{CC(A)}$	$V_{CC(B)}$					Unit
	0 V	0.8 V	1.2 V	1.5 V	1.8 V	
0 V	0	0.1	0.1	0.1	0.1	μA
0.8 V	0.1	0.1	0.1	0.1	0.1	μA
1.2 V	0.1	0.1	0.1	0.1	0.1	μA
1.5 V	0.1	0.1	0.1	0.1	0.1	μA
1.8 V	0.1	0.1	0.1	0.1	0.1	μA

11 Dynamic characteristics

Table 10. Typical power dissipation capacitance at $V_{CC(A)} = V_{CC(B)}$ and $T_{\text{amb}} = 25\text{ }^{\circ}\text{C}$ [1] [2]

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$V_{CC(A)} = V_{CC(B)}$						Unit
			0.8 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
C_{PD}	power dissipation capacitance	A port: (direction An to Bn); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		A port: (direction An to Bn); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		A port: (direction Bn to An); output enabled	9.5	9.7	9.8	9.9	10.7	11.9	pF
		A port: (direction Bn to An); output disabled	0.6	0.6	0.6	0.6	0.7	0.7	pF
		B port: (direction An to Bn); output enabled	9.5	9.7	9.8	9.9	10.7	11.9	pF
		B port: (direction An to Bn); output disabled	0.6	0.6	0.6	0.6	0.7	0.7	pF
		B port: (direction Bn to An); output enabled	0.2	0.2	0.2	0.2	0.3	0.4	pF
		B port: (direction Bn to An); output disabled	0.2	0.2	0.2	0.2	0.3	0.4	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[2] $f_i = 10\text{ MHz}$; $V_I = \text{GND to } V_{CC}$; $t_r = t_f = 1\text{ ns}$; $C_L = 0\text{ pF}$; $R_L = \infty\ \Omega$.

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Table 11. Typical dynamic characteristics at $V_{CC(A)} = 0.8\text{ V}$ and $T_{amb} = 25\text{ °C}$ [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6; for waveforms see Figure 4 and Figure 5

Symbol	Parameter	Conditions	$V_{CC(B)}$				Unit
			0.8 V	1.2 V	1.5 V	1.8 V	
t_{pd}	propagation delay	An to Bn	14.5	7.3	6.5	6.2	ns
		Bn to An	14.5	12.7	12.4	12.3	ns
t_{dis}	disable time	\overline{OE} to An	14.3	14.3	14.3	14.3	ns
		\overline{OE} to Bn	17.0	9.9	9.0	9.4	ns
t_{en}	enable time	\overline{OE} to An	18.2	18.2	18.2	18.2	ns
		\overline{OE} to Bn	19.2	10.7	9.8	9.6	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 12. Typical dynamic characteristics at $V_{CC(B)} = 0.8\text{ V}$ and $T_{amb} = 25\text{ °C}$ [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6; for waveforms see Figure 4 and Figure 5

Symbol	Parameter	Conditions	$V_{CC(A)}$				Unit
			0.8 V	1.2 V	1.5 V	1.8 V	
t_{pd}	propagation delay	An to Bn	14.5	12.7	12.4	12.3	ns
		Bn to An	14.5	7.3	6.5	6.2	ns
t_{dis}	disable time	\overline{OE} to An	14.3	5.5	4.1	4.0	ns
		\overline{OE} to Bn	17.0	13.8	13.4	13.1	ns
t_{en}	enable time	\overline{OE} to An	18.2	5.6	4.0	3.2	ns
		\overline{OE} to Bn	19.2	14.6	14.1	13.9	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{PZL} and t_{PZH} .

Table 13. Dynamic characteristics for temperature range -40 °C to $+85\text{ °C}$ [1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6; for waveforms see Figure 4 and Figure 5

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)} = 1.1\text{ V to }1.3\text{ V}$													
t_{pd}	propagation delay	An to Bn	2.0	10.5	1.3	7.8	1.2	6.9	1.0	5.9	0.8	5.7	ns
		Bn to An	2.0	10.5	1.5	9.9	1.5	9.7	1.4	9.4	1.4	9.3	ns
t_{dis}	disable time	\overline{OE} to An	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	2.0	10.0	ns
		\overline{OE} to Bn	2.0	11.1	2.0	8.6	1.0	8.0	0.7	7.0	1.0	8.0	ns
t_{en}	enable time	\overline{OE} to An	2.0	13.5	2.0	13.5	2.0	13.5	2.0	13.5	2.0	13.5	ns
		\overline{OE} to Bn	2.0	15.0	2.0	11.0	2.0	9.4	1.0	7.8	1.0	7.4	ns

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)} = 1.4$ V to 1.6 V													
t_{pd}	propagation delay	An to Bn	1.5	9.9	1.0	7.1	1.0	6.0	0.5	4.8	0.5	4.3	ns
		Bn to An	1.3	7.8	1.0	7.1	0.9	6.9	0.8	6.6	0.6	6.5	ns
t_{dis}	disable time	\overline{OE} to An	1.0	6.0	1.0	6.0	1.0	6.0	1.0	6.0	1.0	6.0	ns
		\overline{OE} to Bn	2.0	10.2	1.5	7.5	0.9	7.2	0.4	6.2	0.4	6.1	ns
t_{en}	enable time	\overline{OE} to An	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	1.0	7.5	ns
		\overline{OE} to Bn	2.0	14.4	1.4	7.9	1.3	7.7	1.1	6.4	1.1	5.6	ns
$V_{CC(A)} = 1.65$ V to 1.95 V													
t_{pd}	propagation delay	An to Bn	1.5	9.7	0.9	6.9	0.8	5.7	0.5	4.5	0.3	4.0	ns
		Bn to An	1.2	6.9	1.0	6.0	0.8	5.7	0.5	5.5	0.5	5.3	ns
t_{dis}	disable time	\overline{OE} to An	0.5	5.7	0.5	5.7	0.5	5.7	0.5	5.7	0.5	5.7	ns
		\overline{OE} to Bn	2.0	9.9	1.5	7.0	0.8	6.9	0.2	5.8	0.2	5.9	ns
t_{en}	enable time	\overline{OE} to An	1.0	6.7	1.0	6.7	1.0	6.7	1.0	6.7	1.0	6.7	ns
		\overline{OE} to Bn	1.5	13.9	1.2	7.2	1.2	6.9	0.8	5.4	0.6	5.0	ns
$V_{CC(A)} = 2.3$ V to 2.7 V													
t_{pd}	propagation delay	An to Bn	1.4	9.4	0.8	6.6	0.5	5.5	0.4	4.2	0.2	3.7	ns
		Bn to An	1.0	5.9	0.5	4.8	0.5	4.5	0.4	4.2	0.3	3.9	ns
t_{dis}	disable time	\overline{OE} to An	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	ns
		\overline{OE} to Bn	2.0	9.3	1.5	6.7	0.7	6.3	0.2	5.0	0.2	5.7	ns
t_{en}	enable time	\overline{OE} to An	0.6	4.5	0.6	4.5	0.6	4.5	0.6	4.5	0.6	4.5	ns
		\overline{OE} to Bn	1.5	13.6	1.0	6.8	1.0	6.0	0.8	4.6	0.6	4.2	ns
$V_{CC(A)} = 3.0$ V to 3.6 V													
t_{pd}	propagation delay	An to Bn	1.4	9.3	0.6	6.5	0.5	5.3	0.3	3.9	0.2	3.5	ns
		Bn to An	0.8	5.7	0.5	4.3	0.3	4.0	0.2	3.7	0.2	3.5	ns
t_{dis}	disable time	\overline{OE} to An	0.2	4.5	0.2	4.5	0.2	4.5	0.2	4.5	0.2	4.5	ns
		\overline{OE} to Bn	2.0	9.0	1.5	6.4	0.7	6.1	0.2	4.8	0.2	5.6	ns
t_{en}	enable time	\overline{OE} to An	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	0.5	4.0	ns
		\overline{OE} to Bn	1.5	13.4	1.0	6.7	1.0	5.9	0.7	4.4	0.5	4.0	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PHZ} ; t_{en} is the same as t_{pZL} and t_{pZH} .

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Table 14. Dynamic characteristics for temperature range -40 °C to +125 °C ^[1]


Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6; for waveforms see Figure 4 and Figure 5

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)} = 1.1$ V to 1.3 V													
t_{pd}	propagation delay	An to Bn	2.0	12.1	1.3	9.0	1.2	8.0	1.0	6.8	0.8	6.6	ns
		Bn to An	2.0	12.1	1.5	11.4	1.5	11.2	1.4	10.9	1.4	10.7	ns
t_{dis}	disable time	\overline{OE} to An	2.0	11.5	2.0	11.5	2.0	11.5	2.0	11.5	2.0	11.5	ns
		\overline{OE} to Bn	2.0	12.8	2.0	9.9	1.0	9.2	0.7	8.1	1.0	9.2	ns
t_{en}	enable time	\overline{OE} to An	2.0	15.6	2.0	15.6	2.0	15.6	2.0	15.6	2.0	15.6	ns
		\overline{OE} to Bn	2.0	17.3	2.0	12.7	2.0	10.9	1.0	9.0	1.0	8.6	ns
$V_{CC(A)} = 1.4$ V to 1.6 V													
t_{pd}	propagation delay	An to Bn	1.5	11.4	1.0	8.2	1.0	6.9	0.5	5.6	0.5	5.0	ns
		Bn to An	1.3	9.0	1.0	8.2	0.9	8.0	0.8	7.6	0.6	7.5	ns
t_{dis}	disable time	\overline{OE} to An	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	1.0	6.9	ns
		\overline{OE} to Bn	2.0	11.8	1.5	8.7	0.9	8.3	0.4	7.2	0.4	7.1	ns
t_{en}	enable time	\overline{OE} to An	1.0	8.7	1.0	8.7	1.0	8.7	1.0	8.7	1.0	8.7	ns
		\overline{OE} to Bn	2.0	16.6	1.4	9.1	1.3	8.9	1.1	7.4	1.1	6.5	ns
$V_{CC(A)} = 1.65$ V to 1.95 V													
t_{pd}	propagation delay	An to Bn	1.5	11.2	0.9	8.0	0.8	6.6	0.5	5.2	0.3	4.6	ns
		Bn to An	1.2	8.0	1.0	6.9	0.8	6.6	0.5	6.4	0.5	6.1	ns
t_{dis}	disable time	\overline{OE} to An	0.5	6.6	0.5	6.6	0.5	6.6	0.5	6.6	0.5	6.6	ns
		\overline{OE} to Bn	2.0	11.4	1.5	8.1	0.8	8.0	0.2	6.7	0.2	6.8	ns
t_{en}	enable time	\overline{OE} to An	1.0	7.8	1.0	7.8	1.0	7.8	1.0	7.8	1.0	7.8	ns
		\overline{OE} to Bn	1.5	16.0	1.2	8.3	1.2	8.0	0.8	6.3	0.6	5.8	ns
$V_{CC(A)} = 2.3$ V to 2.7 V													
t_{pd}	propagation delay	An to Bn	1.4	10.9	0.8	7.6	0.5	6.4	0.4	4.9	0.2	4.3	ns
		Bn to An	1.0	6.8	0.5	5.6	0.5	5.2	0.4	4.9	0.3	4.5	ns
t_{dis}	disable time	\overline{OE} to An	0.2	4.6	0.2	4.6	0.2	4.6	0.2	4.6	0.2	4.6	ns
		\overline{OE} to Bn	2.0	10.7	1.5	7.8	0.7	7.3	0.2	5.8	0.2	6.6	ns
t_{en}	enable time	\overline{OE} to An	0.6	5.2	0.6	5.2	0.6	5.2	0.6	5.2	0.6	5.2	ns
		\overline{OE} to Bn	1.5	15.7	1.0	7.9	1.0	6.9	0.8	5.3	0.6	4.9	ns
$V_{CC(A)} = 3.0$ V to 3.6 V													
t_{pd}	propagation delay	An to Bn	1.4	10.7	0.6	7.5	0.5	6.1	0.3	4.5	0.2	4.1	ns
		Bn to An	0.8	6.6	0.5	5.0	0.3	4.6	0.2	4.3	0.2	4.1	ns
t_{dis}	disable time	\overline{OE} to An	0.2	5.2	0.2	5.2	0.2	5.2	0.2	5.2	0.2	5.2	ns

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.2 V ± 0.1 V		1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
		\overline{OE} to Bn	2.0	10.4	1.5	7.4	0.7	7.1	0.2	5.6	0.2	6.5	ns
t_{en}	enable time	\overline{OE} to An	0.5	4.6	0.5	4.6	0.5	4.6	0.5	4.6	0.5	4.6	ns
		\overline{OE} to Bn	1.5	15.5	1.0	7.8	1.0	6.8	0.7	5.1	0.5	4.6	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL} ; t_{dis} is the same as t_{PLZ} and t_{PZH} ; t_{en} is the same as t_{PZL} and t_{PZH} .


11.1 Waveforms and test circuit



Measurement points are given in [Table 15](#).

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 4. The data input (An, Bn) to output (Bn, An) propagation delay times



Measurement points are given in [Table 15](#).

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

V_{CC0} is the supply voltage associated with the output port.

Figure 5. Enable and disable times

Table 15. Measurement points

Supply voltage	Input ^[1]	Output ^[2]		
$V_{CC(A)}, V_{CC(B)}$	V_M	V_M	V_X	V_Y
0.8 V to 1.6 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.1 V$	$V_{OH} - 0.1 V$
1.65 V to 2.7 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.15 V$	$V_{OH} - 0.15 V$
3.0 V to 3.6 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$

[1] V_{CCI} is the supply voltage associated with the data input port.
 [2] V_{CCO} is the supply voltage associated with the output port.





Table 16. Test data

Supply voltage	Input		Load		V_{EXT}		
$V_{CC(A)}, V_{CC(B)}$	V_I ^[1]	$\Delta t/\Delta V$ ^[2]	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ} ^[3]
0.8 V to 1.6 V	V_{CCI}	$\leq 1.0 \text{ ns/V}$	15 pF	2 k Ω	open	GND	$2V_{CCO}$
1.65 V to 2.7 V	V_{CCI}	$\leq 1.0 \text{ ns/V}$	15 pF	2 k Ω	open	GND	$2V_{CCO}$
3.0 V to 3.6 V	V_{CCI}	$\leq 1.0 \text{ ns/V}$	15 pF	2 k Ω	open	GND	$2V_{CCO}$


[1] V_{CCI} is the supply voltage associated with the data input port.
 [2] $dV/dt \geq 1.0 \text{ V/ns}$
 [3] V_{CCO} is the supply voltage associated with the output port.

11.2 Typical propagation delay characteristics



a. Propagation delay (A to B); $V_{CC(A)} = 0.8\text{ V}$



- (1) $V_{CC(B)} = 0.8\text{ V}$
- (2) $V_{CC(B)} = 1.2\text{ V}$
- (3) $V_{CC(B)} = 1.5\text{ V}$
- (4) $V_{CC(B)} = 1.8\text{ V}$



b. Propagation delay (A to B); $V_{CC(B)} = 0.8\text{ V}$



- (1) $V_{CC(A)} = 0.8\text{ V}$
- (2) $V_{CC(A)} = 1.2\text{ V}$
- (3) $V_{CC(A)} = 1.5\text{ V}$
- (4) $V_{CC(A)} = 1.8\text{ V}$

Figure 7. Typical propagation delay versus load capacitance; $T_{amb} = 25\text{ °C}$



a. LOW to HIGH propagation delay (A to B); $V_{CC(A)} = 1.2\text{ V}$

b. HIGH to LOW propagation delay (A to B); $V_{CC(A)} = 1.2\text{ V}$





c. LOW to HIGH propagation delay (A to B); $V_{CC(A)} = 1.5\text{ V}$

d. HIGH to LOW propagation delay (A to B); $V_{CC(A)} = 1.5\text{ V}$



- (1) $V_{CC(B)} = 1.2\text{ V}$
- (2) $V_{CC(B)} = 1.5\text{ V}$
- (3) $V_{CC(B)} = 1.8\text{ V}$
- (4) $V_{CC(B)} = 2.5\text{ V}$
- (5) $V_{CC(B)} = 3.3\text{ V}$

Figure 8. Typical propagation delay versus load capacitance; $T_{amb} = 25\text{ °C}$



a. LOW to HIGH propagation delay (A to B); $V_{CC(A)} = 1.8 \text{ V}$

b. HIGH to LOW propagation delay (A to B); $V_{CC(A)} = 1.8 \text{ V}$




c. LOW to HIGH propagation delay (A to B); $V_{CC(A)} = 2.5 \text{ V}$

d. HIGH to LOW propagation delay (A to B); $V_{CC(A)} = 2.5 \text{ V}$

- (1) $V_{CC(B)} = 1.2 \text{ V}$
- (2) $V_{CC(B)} = 1.5 \text{ V}$
- (3) $V_{CC(B)} = 1.8 \text{ V}$
- (4) $V_{CC(B)} = 2.5 \text{ V}$
- (5) $V_{CC(B)} = 3.3 \text{ V}$

Figure 9. Typical propagation delay versus load capacitance; $T_{amb} = 25 \text{ }^\circ\text{C}$



a. LOW to HIGH propagation delay (A to B); $V_{CC(A)} = 3.3\text{ V}$ b. HIGH to LOW propagation delay (A to B); $V_{CC(A)} = 3.3\text{ V}$


- (1) $V_{CC(B)} = 1.2\text{ V}$
- (2) $V_{CC(B)} = 1.5\text{ V}$
- (3) $V_{CC(B)} = 1.8\text{ V}$
- (4) $V_{CC(B)} = 2.5\text{ V}$
- (5) $V_{CC(B)} = 3.3\text{ V}$

Figure 10. Typical propagation delay versus load capacitance; $T_{amb} = 25\text{ °C}$

12 Package outline

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



DIMENSIONS (mm are the original dimensions)

UNIT	A _{max.}	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				99-12-27 03-02-18

Figure 11. Package outline SOT403-1 (TSSOP16)

13 Abbreviations

Table 17. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

14 Revision history

Table 18. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AVC4TD245PW v.1	20170609	Product data sheet	-	-

15 Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nexperia.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical

systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Marking	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
11	Dynamic characteristics	9
11.1	Waveforms and test circuit	13
11.2	Typical propagation delay characteristics	15
12	Package outline	19
13	Abbreviations	20
14	Revision history	20
15	Legal information	21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2017.

All rights reserved.

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 9 June 2017

Document identifier: 74AVC4TD245PW