## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

LOW-VOLTAGE 20-BIT
IDT74CBTLV16800

## FEATURES:

- $5 \Omega$ A/B bi-directional switch
- Isolation Under Power-Off Conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100 mA
- Vcc = 2.3V-3.6V, normal range
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Available in TSSOP and TVSOP packages


## APPLICATIONS:

- 3.3V High Speed Bus Switching and Bus Isolation


## DESCRIPTION:

TheCBTLV16800 provides 20-bits of high-speed bus switching with low on-state resistance of the switch allowing connections to be made with minimal propagation delay. The device also precharges the $B$ port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

The CBTLV16800 is organized as dual 10-bit bus switches with two different output-enable ( $\overline{\mathrm{OE}})$ control inputs. When $\overline{\mathrm{OE}}$ is low, the corresponding 10-bit bus switch is on and port $A$ is connected to port $B$. When $\overline{\mathrm{OE}}$ is high, the switch is open, and a high impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a $10-\mathrm{k} \Omega$ resistor.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{O}}$ should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## SIMPLIFIED SCHEMATIC, EACH SWITCH



## PIN CONFIGURATION



ABSOLUTEMAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :---: | :--- | :---: | :---: |
| Vcc | Supply Voltage Range | -0.5 to 4.6 | V |
| BIASV | Bias Voltage Range, VI | -0.5 to 4.6 | V |
| VI | Input Voltage Range | -0.5 to 4.6 | V |
|  | Continuous Channel Current | 128 | mA |
| IIK | Input Clamp Current, $\mathrm{V} / \mathrm{O}<0$ | -50 | mA |
| TsTG | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTION TABLE (EACH 10-BIT BUS SWITCH) ${ }^{(1)}$

| Input $\overline{\mathrm{OE}}$ | Inputs/Outputs |
| :---: | :---: |
| L | A-Port $=$ B-Port |
| H | A-Port $=\mathrm{Z}$ |
|  | B-Port $=$ BIASV |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
Z = High-Impedance

TSSOP/TVSOP TOP VIEW

OPERATING CHARACTERISTICS(1)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage |  | 2.3 | 3.6 | V |
| BIASV | Bias Voltage |  | 1.3 | Vcc | V |
| VIH | High-Level Control Input Voltage | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V | 1.7 | - | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | 2 | - |  |
| VIL | Low-Level Control Input Voltage | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V | - | 0.7 | V |
|  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V | - | 0.8 |  |
| TA | Operating Free-AirTemperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Operating Condition: TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK | Control Inputs, Data I/O | $\mathrm{VcC}=3 \mathrm{~V}, \mathrm{ll}=-18 \mathrm{~mA}$ |  | - | - | -1.2 | V |
| 11 | Control Inputs | $\mathrm{VcC}=3.6 \mathrm{~V}, \mathrm{VI}=\mathrm{Vcc}$ or GND |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Data I/O | $\mathrm{Vcc}=3.6 \mathrm{~V}, \mathrm{Vo}=0 \mathrm{~V}$ or 3.6 V switch disabled |  | - | - | 5 | $\mu \mathrm{A}$ |
| IofF | A Port | $\mathrm{Vcc}=0 \mathrm{~V}$, VI or Vo $=0 \mathrm{~V}$ or 3.6 V |  | - | - | 10 | $\mu \mathrm{A}$ |
| 10 |  | $\mathrm{VcC}=3 \mathrm{~V}, \mathrm{BIASV}=2.4 \mathrm{~V}, \mathrm{Vo}=0, \overline{\mathrm{OE}}=\mathrm{Vcc}$ |  | \| 0.25 | | - | - | mA |
| IcC |  | $\mathrm{VcC}=3.6 \mathrm{~V}, \mathrm{lo}=0, \mathrm{VI}=\mathrm{Vcc}$ or GND |  | - | - | 10 | $\mu \mathrm{A}$ |
| $\Delta l c C^{(1)}$ | Control Inputs | $\mathrm{Vcc}=3.6 \mathrm{~V}$, one input at 3V, other inputs at Vccor GND |  | - | - | 300 | $\mu \mathrm{A}$ |
| Cl | Control Inputs | $\mathrm{VI}=3 \mathrm{~V}$ or 0 |  | - | 4 | - | pF |
| ClO (OFF) |  | $\mathrm{Vo}=3 \mathrm{~V}$ or 0, switch off, BIASV $=$ open, $\overline{\mathrm{OE}}=\mathrm{Vcc}$ |  | - | 6.5 | - | pF |
| Ron | $\mathrm{VCC}=2.3 \mathrm{~V}$ | V I $=0$ | $\mathrm{l}=64 \mathrm{~mA}$ | - | 5 | 9 | $\Omega$ |
|  | Typ. at $\mathrm{Vcc}=2.5 \mathrm{~V}$ |  | 11.24 mA | - | 5 | 9 |  |
|  |  | $\mathrm{VI}=1.7 \mathrm{~V}$ | $\\|=15 \mathrm{~mA}$ | - | 25 | 35 |  |
|  | $V \mathrm{Cc}=3 \mathrm{~V}$ | $\mathrm{VI}=0$ | $11=64 \mathrm{~mA}$ | - | 5 | 7 |  |
|  |  |  | $11=24 \mathrm{~mA}$ | - | 5 | 7 |  |
|  |  | $\mathrm{VI}=2.4 \mathrm{~V}$ | $1 \mathrm{l}=15 \mathrm{~mA}$ | - | 10 | 15 |  |

## NOTES:

1. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.
2. This is measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHING CHARACTERISTICS

| Symbol | Parameter | $\mathrm{Vcc}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ |  | $\mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tpD ${ }^{(1)}$ | PropagationDelay A to B or B to A | - | 0.15 | - | 0.25 | ns |
| tPZH | $\begin{aligned} & \mathrm{BIASV}=\mathrm{GND} \\ & \overline{\mathrm{OE}} \text { to } \mathrm{A} \text { or } \mathrm{B} \end{aligned}$ | 2.9 | 7.7 | 2.2 | 5.5 | ns |
| tPZ | $\begin{aligned} & \mathrm{BIASV}=3 \mathrm{~V} \\ & \overline{\mathrm{OE}} \text { to } \mathrm{A} \text { or } \mathrm{B} \end{aligned}$ | 2.8 | 6.4 | 2.1 | 5.3 | ns |
| tPHz | $\begin{aligned} & \text { BIASV = GND } \\ & \overline{\mathrm{OE}} \text { to } \mathrm{A} \text { or } \mathrm{B} \end{aligned}$ | 1.4 | 6.8 | 2.6 | 7.6 | ns |
| tPIZ | $\begin{aligned} & \mathrm{BIASV}=3 \mathrm{~V} \\ & \overline{\mathrm{OE}} \text { to } \mathrm{A} \text { or } \mathrm{B} \end{aligned}$ | 1.3 | 4.2 | 1.5 | 5.1 | ns |

NOTE:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impededance).

## TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | $\mathrm{Vcc}^{(1)} \mathbf{= 3 . 3 V} \mathbf{0 . 3 V}$ | $\mathrm{Vcc}^{(2)} \mathbf{=} \mathbf{2 . 5 V} \mathbf{0 . 2 V}$ | Unit |
| :---: | :---: | :---: | :---: |
| VLOAD | 6 | $\mathbf{2 \times V c c}$ | V |
| VIH | 3 | Vcc | V |
| VT | 1.5 | $\mathrm{Vcc} / 2$ | V |
| VLZ | 300 | 150 | mV |
| VHZ | 300 | 150 | mV |
| CL | 50 | 30 | pF |



Test Circuits for All Outputs
DEFINITIONS:
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz}$; $\mathrm{tr} \leq 2.5 \mathrm{~ns}$; $\mathrm{tr} \leq 2.5 \mathrm{~ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz}$; $\mathrm{tF} \leq 2 \mathrm{~ns}$; $\mathrm{tR} \leq 2 \mathrm{~ns}$.

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| tPLZItPL | VLOAD |
| tPHZIPzH | GND |
| tPD | Open |



## Propagation Delay



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

## Enable and Disable Times

ORDERING INFORMATION


