# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# SEMICONDUCTOR M

## 4-Bit Arithmetic Logic Unit

#### **General Description**

FAIRCHILD

The 74F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.


#### Features

 Full lookahead for high-speed arithmetic operation on long words

## **Ordering Code:**


Order Number	Package Number	Package Description
74F181PC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
74F181SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### Logic Symbols



## **Connection Diagram**

-		$\bigcirc$		
Ē <sub>0</sub> —	1		24	-v <sub>cc</sub>
Ā <sub>0</sub> —	2		23	— Ā1
s3 —	3		22	— B <sub>1</sub>
s <sub>2</sub> —	4		21	— Ā₂
s <sub>1</sub> -	5		20	— Ē <sub>2</sub>
s <sub>o</sub> —	6		19	— Ā <sub>3</sub>
с <sub>п</sub> —	7		18	— B <sub>3</sub>
м —	8		17	— Ē
F <sub>0</sub> —	9		16	— C <sub>n+4</sub>
Ē1-	10		15	— P
Ē2 —	11		14	A=B
GND —	12		13	— Ē3



#### Unit Loading/Fan Out

	<b>_</b>	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
$\overline{A}_0 - \overline{A}_3$	A Operand Inputs (Active LOW)	1.0/3.0	20 µA/-1.8 mA
$\overline{B}_0 - \overline{B}_3$	B Operand Inputs (Active LOW)	1.0/3.0	20 µA/-1.8 mA
S <sub>0</sub> –S <sub>3</sub>	Function Select Inputs	1.0/4.0	20 µA/–2.4 mA
М	Mode Control Input	1.0/1.0	20 µA/-0.6 mA
C <sub>n</sub>	Carry Input	1.0/5.0	20 µA/-3.0 mA
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	50/33.3	-1 mA/20 mA
A = B	Comparator Output	OC (Note 1)/33.3	(Note 1)/20 mA
G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA
P	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA
C <sub>n + 4</sub>	Carry Output	50/33.3	-1 mA/20 mA

Note 1: OC-Open Collector

#### **Functional Description**

The 74F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs  $(S_0-S_3)$  and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the Add mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while G indicates that F is 16 or more. In the Subtract mode  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, the 74F181 can be used in a simple Ripple Carry mode by connecting the Carry output  $(C_n+4)$  signal to the Carry input  $(C_n)$  of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 74F181

devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\vec{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C<sub>n+4</sub> signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operators and slabeled inside the logic symbol.


	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	Logic (M=H)	Arithmetic (M=L, C <sub>0</sub> =Inactive)	Arithmetic (M=L, C <sub>0</sub> =Active)
	L	L	L	L	Ā	A minus 1	А
	н	L	L	L	•B	A • B minus 1	A•B
-M	L	Н	L	L	$\overline{A} + B$	A • B minus 1	A•B
S0 A=B	н	Н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
s σ <b>ο</b>	L	L	Н	L	A + B	A plus (A + B)	A plus $(A + \overline{B})$ plus 1
$- \begin{bmatrix} s_2 \\ s_3 \\ F_0 \end{bmatrix} = \begin{bmatrix} r_1 \\ F_2 \\ F_3 \end{bmatrix} = \begin{bmatrix} r_2 \\ F_3 \end{bmatrix} = \begin{bmatrix} r_2 \\ F_1 \end{bmatrix} $	н	L	Н	L	B	$A \bullet B plus (A + \overline{B})$	$A \bullet B$ plus $(A + \overline{B})$ plus
<u> </u>	L	Н	Н	L	A ⊕ B	A minus B minus 1	A minus B
a. All Input Data Inverted	н	Н	Н	L	$A + \overline{B}$	$A + \overline{B}$	A + B plus 1
a. An input bata inverted	L	L	L	Н	•B	A plus (A + B)	A plus (A + B plus 1
	н	L	L	Н	A⊕B	A plus B	A plus B plus 1
	L	Н	L	Н	В	A • B plus (A + B)	A • B plus (A + B) plus
	н	Н	L	Н	A + B	A + B	A + B plus 1
	L	L	Н	Н	Logic "0"	A plus A $(2 \times A)$	A plus A ( $2 \times A$ ) plus 1
	н	L	Н	Н	A•B	A plus A • B	A plus A • B plus 1
	L	н	Н	Н	A•B	A plus A • B	A plus A • B plus 1
	н	Н	н	Н	А	А	A plus 1
	L	L	L	L	Ā	А	A plus 1
$\mathbf{n}_{c}$ $\mathbf{a}_{0}$ $\mathbf{B}_{0}$ $\mathbf{A}_{1}$ $\mathbf{B}_{1}$ $\mathbf{A}_{2}$ $\mathbf{B}_{2}$ $\mathbf{A}_{3}$ $\mathbf{B}_{3}$	н	L	L	L	$\overline{A + B}$	A + B	A + B plus 1
$\mathbf{O}_{n} \stackrel{A_0 \ B_0 \ A_1 \ B_1 \ A_2 \ B_2 \ A_3 \ B_3}{\mathbf{C}_{n+4}} \mathbf{O}_{}$	L	Н	L	L	•B	$A + \overline{B}$	A + B plus 1
SA=B	н	Н	L	L	Logic "0"	minus 1 (2s comp.)	Zero
S1 74F181 G	L	L	н	L	•B	A plus (A • B)	A plus A • B plus 1
	н	L	н	L	B	$A \cdot \overline{B}$ plus (A + B)	A • B plus (A + B) plus
$ \begin{bmatrix} \mathbf{b}_3 & \mathbf{F}_0 & \mathbf{F}_1 & \mathbf{F}_2 & \mathbf{F}_3 \end{bmatrix}$	L	Н	н		A ⊕ B	A minus B minus 1	A minus B
	н	н	н	L	A•B	A • B minus 1	A • B
b. All Input Data True	L	L	L	н	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
	н	L	L	Н			A plus B plus 1
	L	н	L	Н	В		$A \bullet B$ plus $(A + \overline{B})$ plus
	н	н	L	Н	A•B	A • B minus 1	A • B
	L	L	н	Н	Logic "1"	A plus A $(2 \times A)$	A plus A (2 $\times$ A) plus 1
	н	L	н	Н			A plus (A+B) plus 1
	L	н	н	н			A plus (A+B) plus 1
b. All Input Data True	H L H L	H L H H L	H L L L H	H H H H	A • B Ā + B Ā⊕B B	A • B minus 1 A plus A • B A plus B A • B plus (A + B)	$A \cdot \overline{B}$ $A plus A \cdot B$ $A plus B p$ $A \cdot B plus (A + A \cdot B)$ $A plus A (2 \times A)$ $A plus (A + B)$

74F181

ώ	
Έ	
74	

Operation Table (Continued)

	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	Logic (M=H)	Arithmetic (M=L, C <sub>0</sub> =Inactive)	Arithmetic (M=L, C <sub>0</sub> =Active)
	L	L	L	L	Ā	A minus 1	A
	н	L	L	L	$\overline{A} + B$	A • B minus 1	A•B
$\frac{1}{100} C_{n} = 0 + 1 + 1 + 2 + 2 + 3 + 3 + 3 + 3 + 4 + 4 + 4 + 4 + 4 + 4$	L	н	L	L	•B	A • B minus 1	A•B
	н	н	L	L	Logic "1"	minus 1 (2s comp.)	Zero
	L	L	Н	L	•B	A plus (A + B)	A plus (A + B) plus 1
$- s_{3}^{s_{2}} = s_{1} + s_{2} + s_{3} + s_{1} + s_{2} + s_$	н	L	Н	L	В	A • B plus (A + B)	A • B plus (A + B) plus
<u> </u>	L	Н	Н	L	$A \oplus B$	A plus B	A plus B plus 1
A All Input Data Inverted: P Input Data True	н	Н	Н	L	A + B	A + B	A + B plus 1
. A All Input Data Inverted; B Input Data Ti		L	L	Н	$\overline{A + B}$	A plus (A + B)	A plus (A + B) plus 1
	н	L	L	Н	Ā⊕B	A minus B minus 1	A minus B
	L	н	L	Н	B	$A \bullet B plus (A + \overline{B})$	A • B plus (A + B) plus
	н	Н	L	Н	$A + \overline{B}$	$A + \overline{B}$	A + B plus 1
	L	L	Н	Н	Logic "0"	A plus A $(2 \times A)$	A plus A (2 $\times$ A) plus
	н	L	Н	Н	A•B	A plus A • B	A plus A • B plus 1
	L	Н	Н	Н	A•B	A plus A • B	A plus A • B plus 1
	н	Н	Н	Н	А	А	A plus 1
	L	L	L	L	Ā	Α	A plus 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	н	L	L	L	•B	$A + \overline{B}$	A + B plus 1
	L	н	L	L	$\overline{A + B}$	A + B	A + B plus 1
	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero
	L	L	н	L	$\overline{A} + B$	A plus A • B	A plus A • B plus 1
$ s_3$ $s_0$ $s_1$ $s_2$ $s_3$ $P$ $-$	н	L	н	L	В	$A \bullet B plus (A + \overline{B})$	A • B plus (A + B) plus
	L	Н	н	L	$\overline{A \oplus B}$	A plus B	A plus B plus 1
d. A Input Data True; B Input Date Inverted	н	Н	Н	L	A•B	A • B minus 1	A•B
a. A input Data True; B input Date inverted	L	L	L	Н	•B	A plus A • B	A plus A • B plus 1
	н	L	L	Н	A⊕B	A minus B minus 1	A minus B
	L	Н	L	Н	B	A • B plus (A + B)	A • B plus (A + B) plus
	н	н	L	Н	A • B	A • B minus 1	A•B
	L	L	Н	Н	Logic "1"	A plus A ( $2 \times A$ )	A plus A $(2 \times A)$ plus
	н	L	Н	Н	A + B	A plus (A + B)	A plus (A+B) plus 1
	L	Н	н	н	$A + \overline{B}$	A plus (A + B)	A plus (A+B) plus 1
	н	Н	н	н	Α	A minus 1	А



74F181

#### Absolute Maximum Ratings(Note 2)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 3)	-0.5V to +7.0V
Input Current (Note 3)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Ai	r Ambient	Temperature
Supply	Voltage	

0°C to +70°C +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V <sub>OH</sub>	Output HIGH 10	% V <sub>CC</sub>	2.5			v	Min	$I_{OH} = -1 \text{ mA}$
	Voltage 5	% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V <sub>OL</sub>	Output LOW 10	% V <sub>CC</sub>			0.5	v	Min	I <sub>OI</sub> = 20 mA
	Voltage					v	IVIIII	10L - 20 IIIA
IIH	Input HIGH				5.0	μA	Max	V <sub>IN</sub> = 2.7V
	Current					μΛ	IVIAA	VIN - 2.7 V
I <sub>BVI</sub>	Input HIGH Current				7.0	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test					μΑ	IVIAX	v <sub>IN</sub> = 7.0 v
ICEX	Output HIGH				50			
	Leakage Current					μA	Max	$V_{OUT} = V_{CC} (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$
V <sub>ID</sub>	Input Leakage		4.75			v	0.0	I <sub>ID</sub> = 1.9 μA
	Test		4.75			v	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded
IIL	Input LOW Current				-0.6			$V_{IN} = 0.5V (M)$
					-1.8	mA	Мах	$V_{IN}=0.5V\;(\overline{A}_0,\overline{A}_1,\overline{A}_3,\overline{B}_0,\overline{B}_1,\overline{B}_3)$
					-2.4		IVIAX	$V_{IN}=0.5V~(S_n,~\overline{A}_2,~\overline{B}_2)$
					-3.0			$V_{IN} = 0.5V (C_n)$
I <sub>OS</sub>	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V \ (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$
I <sub>OHC</sub>	Open Collector, Output				250	μA	Min	$V_{O} = V_{CC} (A = B)$
	OFF Leakage Test				230	μΑ	IVIIII	$v_0 - v_{CC} (v - p)$
I <sub>CCH</sub>	Power Supply Current			43	65.0	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			43	65.0	mA	Max	$V_{O} = LOW$

				$T_A = +25^{\circ}C$		$T_A = -55^{\circ}C$	C to +125°C	$T_A = 0^{\circ}C$	Units	
Symbol	Parameter			V <sub>CC</sub> = +5.0V	'	V <sub>CC</sub> =	+ <b>5.0V</b>	V <sub>CC</sub> =		
				$\textbf{C}_{\textbf{L}} = \textbf{50} ~ \textbf{pF}$		<b>C</b> <sub>L</sub> =	50 pF	$C_L = 50 \text{ pF}$		
	Path	Mode	Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay		3.0	6.4	8.5	3.0	10.0	3.0	9.5	ns
t <sub>PHL</sub>	C <sub>n</sub> to C <sub>n + 4</sub>		3.0	6.1	8.0	3.0	9.5	3.0	9.0	115
t <sub>PLH</sub>	Propagation Delay		5.0	10.0	13.0	5.0	15.5	5.0	14.0	ns
t <sub>PHL</sub>	A or B to $C_{n+4}$	Sum	4.0	9.4	12.0	3.5	16.5	4.0	13.0	115
t <sub>PLH</sub>	Propagation Delay		5.0	10.8	14.0	5.0	17.0	5.0	15.0	
t <sub>PHL</sub>	$\overline{A}$ or $\overline{B}$ to $C_{n+4}$	Dif	5.0	10.0	13.0	4.0	15.0	5.0	14.0	ns
t <sub>PLH</sub>	Propagation Delay		3.0	6.7	8.5	2.5	16.0	3.0	9.5	
t <sub>PHL</sub>	C <sub>n</sub> to F	Any	3.0	6.5	8.5	2.5	12.0	3.0	9.5	ns
t <sub>PLH</sub>	Propagation Delay		3.0	5.7	7.5	2.5	9.0	3.0	8.5	
t <sub>PHL</sub>	A or B or G	Sum	3.0	5.8	7.5	2.5	9.5	3.0	8.5	ns
t <sub>PLH</sub>	Propagation Delay		3.0	6.5	8.5	2.5	11.5	3.0	9.5	ns
t <sub>PHL</sub>	A or B to G	Dif	3.0	7.3	9.5	2.5	11.0	3.0	10.5	
t <sub>PLH</sub>	Propagation Delay		3.0	5.0	7.0	2.5	8.5	3.0	8.0	
t <sub>PHL</sub>	A or B to P	Sum	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
t <sub>PLH</sub>	Propagation Delay		3.0	5.8	7.5	2.5	11.0	3.0	8.5	
t <sub>PHL</sub>	A or B to P	Dif	4.0	6.5	8.5	3.0	11.0	4.0	9.5	ns
t <sub>PLH</sub>	Propagation Delay		3.0	7.0	9.0	3.0	14.5	3.0	10.0	
t <sub>PHL</sub>	A <sub>i</sub> or B <sub>i</sub> to F <sub>i</sub>	Sum	3.0	7.2	10.0	3.0	14.5	3.0	10.0	ns
t <sub>PLH</sub>	Propagation Delay		3.0	8.2	11.0	3.0	17.5	3.0	12.0	
t <sub>PHL</sub>	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$	Dif	3.0	5.0	11.0	3.0	14.5	3.0	12.0	ns
t <sub>PLH</sub>	Propagation Delay		4.0	8.0	10.5	3.5	16.5	4.0	11.5	
t <sub>PHL</sub>	Any A or B to Any F	Sum	4.0	7.8	10.0	4.0	13.5	4.0	11.0	ns
t <sub>PLH</sub>	Propagation Delay		4.5	9.4	12.0	3.5	17.5	4.5	13.0	
t <sub>PHL</sub>	Any A or B to Any F	Dif	3.5	9.4	12.0	3.0	14.0	3.5	13.0	ns
tPLH	Propagation Delay		4.0	6.0	9.0	3.5	14.5	4.0	10.0	
t <sub>PHL</sub>	A or B to F	Logic	4.0	6.0	10.0	3.0	15.5	4.0	11.0	ns
t <sub>PLH</sub>	Propagation Delay		11.0	18.5	27.0	8.0	35.0	11.0	29.0	
tPHL	$\overline{A}$ or $\overline{B}$ to $A = B$	Dif	6.0	9.8	12.5	5.5	21.0	6.0	13.5	ns

74F181

