

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised January 2004

## 74F189

## **64-Bit Random Access Memory with 3-STATE Outputs**

#### **General Description**

The F189 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are 3-STATE and are in the high impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.


#### **Features**

- 3-STATE outputs for data bus applications
- Buffered inputs minimize loading
- Address decoding on-chip
- Diode clamped inputs minimize ringing


## **Ordering Code:**

Order Number	Package Number	Package Description
74F189PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


## **Logic Symbols**



IEEE/IEC



#### **Connection Diagram**



## **Unit Loading/Fan Out**


Din Names	December	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>0</sub> -A <sub>3</sub>	Address Inputs	1.0/1.0	20 μA/-0.6 mA		
CS	Chip Select Input (Active LOW)		20 μA/–1.2 mA		
WE	Write Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA		
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA		
$\overline{O}_0 - \overline{O}_3$	Inverted Data Outputs	150/40 (33.3)	-3.0 mA/24 mA (20 mA)		

## **Function Table**

Inp	outs	0	Condition of Outputs			
cs	WE	Operation	Condition of Outputs			
L	L	Write	High Impedance			
L	Н	Read	Complement of Stored Data			
Н	H X		High Impedance			

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

## **Block Diagram**



0°C to +70°C

+4.5V to +5.5V

## **Absolute Maximum Ratings**(Note 1)

# **Recommended Operating Conditions**

Free Air Ambient Temperature

Supply Voltage

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Ambient Temperature under Bias  $-55^{\circ}$ C to +125 $^{\circ}$ C Junction Temperature under Bias  $-55^{\circ}$ C to +175 $^{\circ}$ C

V<sub>CC</sub> Pin Potential to

 Ground Pin
 −0.5V to +7.0V

 Input Voltage (Note 2)
 −0.5V to +7.0V

 Input Current (Note 2)
 −30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to V<sub>CC</sub>

3-STATE Output -0.5V to

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

-0.5V to +5.5V Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Current Applied to Output in LOW State (Max)

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA	
	Voltage	10% V <sub>CC</sub>	2.4			v	N 40:	$I_{OH} = -3 \text{ mA}$	
		5% V <sub>CC</sub>	2.7			v	Min	$I_{OH} = -1 \text{ mA}$	
		5% V <sub>CC</sub>	2.7					$I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA	
I <sub>IH</sub>	Input HIGH				F.0	μΑ	Max	V 0.7V	
	Current			5.0	V <sub>IN</sub> = 2.7V				
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	V 7.0V	
	Breakdown Test				7.0	μΑ	IVIAX	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH			50		Max	V V		
	Leakage Current				50	μΑ	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage	4.75			V	V 0.0	$I_{ID} = 1.9 \mu A$		
	Test		4.75			V	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current			3.75			All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6			V <sub>IN</sub> = 0.5V (except <del>CS</del> )	
					-1.2	mA	Max	$V_{IN} = 0.5V (\overline{CS})$	
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V	
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	V <sub>OUT</sub> = 0.5V	
I <sub>OS</sub>	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>ZZ</sub>	Bus Drainage Test				500	μА	0.0V	V <sub>OUT</sub> = 5.25V	
I <sub>CCZ</sub>	Power Supply Current			37	55	mA	Max	V <sub>O</sub> = HIGH Z	


## **AC Electrical Characteristics**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$		Units
0	Parameter								
Symbol		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 50 pF		$C_L = 50 \text{ pF}$		
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Access Time, HIGH or LOW	10.0	18.5	26.0	9.0	32.0	10.0	27.0	ns
t <sub>PHL</sub>	$A_n$ to $\overline{O}_n$	8.0	13.5	19.0	8.0	23.0	8.0	20.0	
t <sub>PZH</sub>	Access Time, HIGH or LOW	3.5	6.0	8.5	3.5	10.5	3.5	9.5	ns
t <sub>PZL</sub>	CS to O <sub>n</sub>	5.0	9.0	13.0	5.0	15.0	5.0	14.0	
t <sub>PHZ</sub>	Disable Time, HIGH or LOW	2.0	4.0	6.0	2.0	8.0	2.0	7.0	
$t_{PLZ}$	CS to O <sub>n</sub>	3.0	5.5	8.0	2.5	10.0	3.0	9.0	ns
t <sub>PZH</sub>	Write Recovery Time,	6.5	15.0	28.0	6.5	37.5	6.5	29.0	
$t_{PZL}$	HIGH or LOW $\overline{\text{WE}}$ to $\overline{\text{O}}_{\text{n}}$	6.5	11.0	15.5	6.5	17.5	6.5	16.5	ns
t <sub>PHZ</sub>	Disable Time, HIGH or LOW	4.0	7.0	10.0	3.5	12.0	4.0	11.0	
$t_{PLZ}$	$\overline{\text{WE}}$ to $\overline{\text{O}}_{\text{n}}$	5.0	9.0	13.0	5.0	15.0	5.0	14.0	ns

# **AC Operating Requirements**

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = -55°C	to +125°C	$T_A = 0$ °C to +70°C		
Symbol	Parameter			$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	0		0		0		
$t_S(L)$	A <sub>n</sub> to WE	0		0		0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns
$t_H(L)$	$A_n$ to $\overline{WE}$	2.0		2.0		2.0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	10.0		11.0		10.0		ns
$t_S(L)$	D <sub>n</sub> to WE	10.0		11.0		10.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		2.0		0		
$t_H(L)$	D <sub>n</sub> to WE	0		2.0		0		
t <sub>S</sub> (L)	Setup Time, LOW	0		0		0		
	CS to WE							
t <sub>H</sub> (L)	Hold Time, LOW	6.0		7.5		6.0		ns
	CS to WE							
t <sub>W</sub> (L)	WE Pulse Width, LOW	6.0		15.0		6.0		ns

#### Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com