

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised September 2000

74F299

Octal Universal Shift/Storage Register with Common Parallel I/O Pins

General Description

The 74F299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, $Q_0\text{-}Q_7$, are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.

Features


- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- 3-STATE outputs for bus-oriented applications
- Guaranteed 4000V minimum ESD protection


Ordering Code:

Order Number	Package Number	Package Description
74F299SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F299SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F299PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001 0 300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
Pili Nailles	Description	HIGH/LOW	Output I _{OH} /I _{OL}
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
DS ₀	Serial Data Input for Right Shift	1.0/1.0	20 μA/-0.6 mA
DS ₇	Serial Data Input for Left Shift	1.0/1.0	20 μA/-0.6 mA
S ₀ , S ₁	Mode Select Inputs	1.0/2.0	20 μA/–1.2 mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
\overline{OE}_1 , \overline{OE}_2	3-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA
I/O ₀ –I/O ₇	Parallel Data Inputs or	3.5/1.083	70 μA/–0.65 mA
	3-STATE Parallel Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)
Q ₀ , Q ₇	Serial Outputs	50/33.3	−1 mA/20 mA

Functional Description

The 74F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 , as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE outputs are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.

Mode Select Table

Inputs				Pagenge				
MR	S ₁	S ₀	СР	Response				
L	Χ	Χ	Χ	Asynchronous Reset; Q ₀ –Q ₇ = LOW				
Н	Н	Н	~	Parallel Load; $I/O_n \rightarrow Q_n$				
Н	L	Н	_	Shift Right; $DS_0 \rightarrow Q_0$, $Q_0 \rightarrow Q_1$, etc.				
Н	Н	L	~	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.				
Н	L	L	Χ	Hold				

- H = HIGH Voltage Level
- L = LOW Voltage Level
- ∠ = LOW-to-HIGH Clock Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Junction Temperature under Bias -55°C to +150°C

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \\ \text{ESD Last Passing Voltage (Min)} & 4000 \text{V} \\ \end{array}$

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5 V to V_{CC}

3-STATE Output

 $\label{eq:current} \mbox{Current Applied to Output} \qquad -0.5 \mbox{V to } +5.5 \mbox{V} \\ \mbox{in LOW State (Max)} \qquad \mbox{twice the rated $I_{\rm OL}$ (mA)}$

Recommended Operating Conditions

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

 $\textbf{Note 2:} \ \textbf{Either voltage limit or current limit is sufficient to protect inputs.}$

DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$		
V _{OH}	Output HIGH 10	% V _{CC}	2.5					$I_{OH} = -1 \text{ mA } (Q_0, Q_7, I/O_n)$		
	Voltage 10	% V _{CC}	2.4			v	Min	$I_{OH} = -3 \text{ mA } (I/O_n)$		
	5	5% V _{CC}	2.7			• ••	IVIIII	$I_{OH} = -1 \text{ mA } (Q_0, Q_7, I/O_n)$		
	5	5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA } (I/O_n)$		
V _{OL}	Output LOW 10	% V _{CC}			0.5	V	Min	$I_{OL} = 20 \text{ mA } (Q_0, Q_7)$		
	Voltage 10	% V _{CC}			0.5	l v	IVIII	$I_{OL} = 24 \text{ mA } (I/O_n)$		
I _{IH}	Input HIGH				F 0		May	V _{IN} = 2.7V (CP, DS ₀ , DS ₇ , S ₀ , S ₁ ,		
	Current				5.0	μΑ	Max	$\overline{MR}, \overline{OE}_1, \overline{OE}_2)$		
I _{BVI}	Input HIGH Current				7.0		Max	V _{IN} = 7.0V (CP, DS ₀ , DS ₇ , S ₀ , S ₁ ,		
	Breakdown Test				7.0	μΑ	IVIAX	$\overline{MR}, \overline{OE}_1, \overline{OE}_2)$		
I _{BVIT}	Input HIGH Current				0.5	mA	Max	$V_{IN} = 5.5V (I/O_n)$		
	Breakdown Test (I/O)				0.5	IIIA	IVIAX	$V_{IN} = 5.5 V (I/O_n)$		
I _{CEX}	Output HIGH				50		Max	V -V		
	Leakage Current				50	μА	IVIAX	$V_{OUT} = V_{CC}$		
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$		
	Test		4.75			· ·	0.0	All Other Pins Grounded		
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV		
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6			$V_{IN} = 0.5V$ (CP, DS ₀ , DS ₇ , \overline{MR} , \overline{OE}_1 , \overline{OE}_2)		
					-1.2	mA	Max	$V_{IN} = 0.5V (S_0, S_1)$		
I _{IH} +	Output Leakage									
I _{OZH}	Current				70	μA	Max	$V_{I/O} = 2.7V (I/O_n)$		
I _{IL} +	Output Leakage					_				
I _{OZL}	Current				-650	μA	Max	$V_{I/O} = 0.5V (I/O_n)$		
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V		
I _{ZZ}	Bus Drainage Test	<u> </u>			500	μА	0.0V	V _{OUT} = 5.25V		
I _{CCH}	Power Supply Current	<u> </u>		68	95	mA	Max	V _O = HIGH		
I _{CCL}	Power Supply Current	<u> </u>		68	95	mA	Max	V _O = LOW		
I _{CCZ}	Power Supply Current	- t		68	95	mA	Max	V _O = HIGH Z		

AC Electrical Characteristics


		$T_A = +25^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$			T _A = -55°C	C to +125°C	$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0\text{V}$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter				V _{CC}	= 5.0V			
					C _L =	50 pF			
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Input Frequency	70	100		85		70		MHz
t _{PLH}	Propagation Delay	4.0	7.0	8.0	4.0	9.0	4.0	8.5	
t _{PHL}	CP to Q ₀ or Q ₇	4.5	6.5	8.0	4.5	9.5	4.5	8.5	ns
t _{PLH}	Propagation Delay	3.5	7.0	9.0	3.5	10.0	3.5	10.0	115
t _{PHL}	CP to I/O _n	4.0	8.5	9.0	4.0	11.0	4.0	10.0	
t _{PHL}	Propagation Delay	5.5	7.5	9.5	5.5	12.5	5.5	10.5	
	MR to Q ₀ or Q ₇	5.5	7.5	5.5	3.3	12.5	5.5	10.5	ns
t _{PHL}	Propagation Delay	5.5	11.0	10.0	5.5	12.0	5.5	10.5	115
	MR to I/O _n	5.5	11.0	10.0	3.3	12.0	5.5	10.5	
t _{PZH}	Output Enable Time	3.5	6.0	8.0	3.0	9.5	3.5	9.0	
t _{PZL}	OE to I/O _n	4.0	7.0	10.0	4.0	13.0	4.0	11.0	ns
t _{PHZ}	Output Disable Time	2.0	4.5	6.0	1.5	7.0	2.0	7.0	115
t _{PLZ}	OE to I/O _n	1.0	4.0	5.5	1.0	6.5	1.0	6.5	
t _{PZH}	Output Enable Time	3.5		9.0	3.0	10.5	3.5	10.0	20
t _{PZL}	S _n to I/O _n	4.0		10.0	4.0	13.0	4.0	11.0	ns
t _{PHZ}	Output Disable Time	2.5		6.0	1.5	7.0	2.5	7.0	ns
t _{PLZ}	S _n to I/O _n	1.5		5.5	1.0	6.5	1.5	6.5	115


AC Operating Requirements

		T _A =	+25°C	$T_A = -55^{\circ}C$	to +125°C	T _A = 0 to +70°C		
Symbol	Parameter	V _{CC} =	= 5.0V	$V_{CC} = 5.0V$		$\rm V_{CC}=5.0V$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	8.5		10.0		8.5		
$t_S(L)$	S ₀ or S ₁ to CP	8.5		7.5		8.5		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		0		115
$t_H(L)$	S ₀ or S ₁ to CP	0		0		0		
t _S (H)	Setup Time, HIGH or LOW	5.0		5.0		5.0		
t _S (L)	I/O _n , DS ₀ or DS ₇ to CP	5.0		5.0		5.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115
$t_H(L)$	I/O _n , DS ₀ or DS ₇ to CP	2.0		2.0		2.0		
t _W (H)	CP Pulse Width	5.0		5.0		5.0		ns
$t_W(L)$	HIGH or LOW	5.0		5.0		5.0		115
t _W (L)	MR Pulse Width, LOW	5.0		6.0		5.0		ns
t _{REC}	Recovery Time, MR to CP	7.0		12.0		7.0		ns



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com