

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised August 1999

74F323

Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

General Description

The 74F323 is an 8-bit universal shift/storage register with 3-STATE outputs. Its function is similar to the 74F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for \mathbf{Q}_0 and \mathbf{Q}_7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

Features


- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- 3-STATE outputs for bus-oriented applications


Ordering Code:

Order Number	Package Number	Package Description
74F323SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F323PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}		
	Description	HIGH/LOW	Output I _{OH} /I _{OL}		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA		
DS ₀	Serial Data Input for Right Shift	1.0/1.0	20 μA/-0.6 mA		
DS ₇	Serial Data Input for Left Shift	1.0/1.0	20 μA/-0.6 mA		
S _{0,} S ₁	Mode Select Inputs	1.0/2.0	20 μA/-1.2 mA		
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA		
$\overline{OE}_{1}, \overline{OE}_{2}$	3-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA		
I/O ₀ –I/O ₇	Multiplexed Parallel Data Inputs	3.5/1.083	70 μA/–0.65 mA		
	3-STATE Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		
Q ₀ , Q ₇	Serial Outputs	50/33.3	−1 mA/20 mA		

Functional Description

The 74F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S_0 and S_1 as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q_0 and Q_7 are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on $\overline{\text{SR}}$ overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.


A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

Mode Select Table

Inputs				Response
SR	S ₁	S ₀	СР	
				Synchronous Reset; Q ₀ –Q ₇ = LOW
Н	Н	Н	_	Parallel Load; $I/O_n \rightarrow Q_n$
Н	L	Н	\mathcal{L}	Parallel Load; I/O _n \rightarrow Q _n Shift Right; DS ₀ \rightarrow Q ₀ , Q ₀ \rightarrow Q ₁ , etc.
Н	Н	L	_	Shift Left; $DS_7 \rightarrow Q_7$, $Q_7 \rightarrow Q_6$, etc.
Н	L	L	Χ	Hold

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Imma
- = LOW-to-HIGH transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias -55°C to +150°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5 V to +7.0 V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with V_{CC} = 0V)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA) ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions			
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal			
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal			
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$			
V _{OH}	Output HIGH	10% V _{CC}	2.5					$I_{OH} = -1 \text{ mA} (Q_0, Q_7)$			
	Voltage	10% V _{CC}	2.4			V	Min	$I_{OH} = -3 \text{ mA} (I/O_n)$			
		$5\% V_{CC}$	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA} (Q_0, Q_7)$			
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA} (I/O_n)$			
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	$I_{OL} = 20 \text{ mA} (Q_0, Q_7)$			
	Voltage	10% V _{CC}			0.5	V	IVIII	$I_{OL} = 24 \text{ mA} (I/O_n)$			
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V			
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V (Non I/O Inputs)			
	Breakdown Test				7.0	μΛ	IVIAA	VIN = 7.0V (Norm //O mputs)			
I _{BVIT}	Input HIGH Current				0.5	mA	Max	V _{IN} = 5.5V (I/O Inputs)			
	Breakdown (I/O)				0.5	IIIA	IVIAX	V _{IN} = 5.5 V (I/O Iriputs)			
I _{CEX}	Output HIGH				50	μА	Max	$V_{OLIT} = V_{CC}$			
	Leakage Current				50	μΑ	IVIAX	V _{OUT} = V _{CC}			
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$			
	Test		4.75			V	0.0	All Other Pins Grounded			
I _{OD}	Output Leakage				3.75	μА	μA 0.0	V _{IOD} = 150 mV			
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded			
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$ (CP, DS ₀ , DS ₇ , \overline{SR} , \overline{OE}_1 , \overline{OE}_2)			
					-1.2	mA	Max	$V_{IN} = 0.5V (S_0, S_1)$			
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V			
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V			
I _{CCH}	Power Supply Current			68	95	mA	Max	V _O = HIGH			
I _{CCL}	Power Supply Current			68	95	mA	Max	$V_O = LOW$			
I _{CCZ}	Power Supply Current			68	95	mA	Max	V _O = HIGH Z			

AC Electrical Characteristics


Symbol	Parameter		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	1	$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Input Frequency	70	100		70		MHz
t _{PLH}	Propagation Delay	4.0	7.0	8.0	4.0	8.5	
t _{PHL}	CP to Q ₀ or Q ₇	4.5	6.5	8.0	4.5	8.5	ns
t _{PLH}	Propagation Delay	3.5	7.0	9.0	3.5	10.0	115
t_{PHL}	CP to I/O _n	4.0	8.5	9.0	4.0	10.0	
t _{PZH}	Output Enable Time	3.5	6.0	8.0	3.5	9.0	
t_{PZL}		4.0	7.0	10.0	4.0	11.0	ns
t _{PHZ}	Output Disable Time	2.0	4.5	6.0	2.0	7.0	115
t_{PLZ}		1.0	4.0	5.5	1.0	6.5	
t _{PZH}	Output Enable Time	3.5		9.0	3.5	10.0	no
t_{PZL}	S _n to I/O _n	4.0		10.0	4.0	11.0	ns
t _{PHZ}	Output Disable Time	2.5		6.0	2.5	7.0	ns
t_{PLZ}	S _n to I/O _n	1.0		5.5	1.5	6.5	115

AC Operating Requirements

		T _A = -	+25°C	$T_A = 0$ °C to +70°C		
Symbol	Parameter		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	8.5		8.5		
t _S (L)	S ₀ or S ₁ to CP	8.5		8.5		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	S ₀ or S ₁ to CP	0		0		
t _S (H)	Setup Time, HIGH or LOW	5.0		5.0		
t _S (L)	I/O _n , DS ₀ , DS ₇ to CP	5.0		5.0		ns
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		115
t _H (L)	I/O _n , DS ₀ , DS ₇ to CP	2.0		2.0		
t _S (H)	Setup Time, HIGH or LOW	10.0		10.0		
t _S (L)	SR to CP	10.0		10.0		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		115
t _H (L)	SR to CP	0		0		
t _W (H)	CP Pulse Width	5.0		5.0		ns
$t_W(L)$	HIGH or LOW	5.0		5.0		115



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com