imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



May 1988 Revised October 2000

74F379

Quad Parallel Register with Enable

General Description

FAIRCHILD

SEMICONDUCTOR

The 74F379 is a 4-bit register with buffered common Enable. This device is similar to the 74F175 but features the common Enable rather than common Master Reset.

Features


- Edge triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs

Ordering Code:


Order Number							
74F379SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
74F379SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74F379PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide							

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS009527

Unit Loading/Fan Out

D ' N	B i Mar	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
D ₀ -D ₃	Data Inputs	1.0/1.0	20 µA/-0.6 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA	
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA	
$Q_0 - Q_3$ $\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA	

Functional Description


The 74F379 consists of four edge-triggered D-type flipflops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (\overline{E}) inputs are common to all flip-flops. When the \overline{E} is input HIGH, the register will retain the present data independent of the CP input. The D_n and $\overline{\mathsf{E}}$ inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.

Trι	ıth	Tab	ble
-----	-----	-----	-----

	Inputs	Out	puts	
E	СР	D _n	Q _n	$\overline{\mathbf{Q}}_{\mathbf{n}}$
Н	~	Х	NC	NC
L	~	Н	н	L
L	~	L	L	н

H = HIGH Voltage Level

H = HGH Voltage LevelL = LOW Voltage LevelX = Immaterial $<math>rac{1}{2} = LOW-to-HIGH Transition$ NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F379

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			v	Min	I _{OH} = -1 mA
	Voltage	5% V _{CC}	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW	10% V _{CC}			0.5	v	Min	L _ 20 mA
	Voltage				0.5	v	IVIIII	I _{OL} = 20 mA
I _{IH}	Input HIGH				5.0	μA	Max	V _{IN} = 2.7V
	Current				5.0	μΑ	IVIAX	$v_{IN} = 2.7 v$
I _{BVI}	Input HIGH Current				7.0	μA	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΛ	IVIAN	v _{IN} = 7.0 v
ICEX	Output HIGH				50	۸	Max	V – V
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage		4.75		v	0.0	I _{ID} = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded
l _{OD}	Output Leakage				3.75	μA	0.0	V _{IOD} = 150 mV
	Circuit Current				5.75	μΛ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
ICCL	Power Supply Current			28	40	mA	Max	$V_{O} = LOW$

			T _A = +25°C V _{CC} = +5.0V			to +125°C	~	to +70°C	
Symbol	bol Parameter		v _{сс} = +3.0v С _L = 50 рF			V _{CC} = +5.0V C _L = 50 pF		V _{CC} = +5.0V C _L = 50 pF	
		Min	Тур	Max	Min	Max	Min	Мах	
f _{MAX}	Maximum Clock Frequency	100	140		75		100		MHz
t _{PLH}	Propagation Delay	3.5	5.0	6.5	3.0	8.5	3.5	7.5	
t _{PHL}	CP to Q_n, \overline{Q}_n	5.0	6.5	8.5	4.0	10.0	5.0	9.5	ns

AC Operating Requirements

		TA = -	T _A = +25°C		$T_A=-55^\circ C$ to $+125^\circ C$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	
Symbol	Parameter	V _{CC} =	+ 5.0V	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	İ
t _S (H)	Setup Time, HIGH or LOW	3.0		4.0			3.0	
t _S (L)	D _n to CP	3.0		4.0			3.0	20
t _H (H)	Hold Time, HIGH or LOW	1.0		2.0			1.0	ns
t _H (L)	D _n to CP	1.0		2.0			1.0	
t _S (H)	Setup Time, HIGH or LOW	6.0		8.0			6.0	
t _S (L)	E to CP	6.0		8.0			6.0	20
t _H (H)	Hold Time, HIGH or LOW	0		0			0	ns
t _H (L)	E to CP	0		0			0	
t _W (H)	CP Pulse Width	4.0		5.0			4.0	20
t _W (L)	HIGH or LOW	5.0		7.0			5.0	ns

