

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised October 2000

74F569

4-Bit Bidirectional Counter with 3-STATE Outputs

General Description

The 74F569 is a fully synchronous, reversible counter with 3-STATE outputs. The 74F569 is a binary counter, featuring preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry ($\overline{\text{CC}}$) and Terminal Count ($\overline{\text{TC}}$) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable ($\overline{\text{OE}}$) input forces the output buffers into the high

impedance state but does not prevent counting, resetting

Features

- Synchronous counting and loading
- Lookahead carry capability for easy cascading
- Preset capability for programmable operation
- 3-STATE outputs for bus organized systems


Ordering Code:

or parallel loading.


Order Number	Package Number	Package Description
74F569SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F569SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F569PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



FAST® is a registered trademark of Fairchild Semiconductor Corporation.

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 μA/-1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μA/-1.2 mA
U/D	Up/Down Count Control Input	1.0/1.0	20 μA/-0.6 mA
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
O ₀ -O ₃	3-STATE Parallel Data Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)
TC	Terminal Count Output (Active LOW)	50/33.3	−1 mA/20 mA
CC	Clocked Carry Output (Active LOW)	50/33.3	-1 mA/20 mA

Functional Description

The 74F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occurs synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs-Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle CET)—plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{MR}}$, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

The $\overline{74}$ F569 uses edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} , \overline{CET} or U/\overline{D} inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count $\overline{(TC)}$ output is normally HIGH and goes LOW providing \overline{CET} is LOW, when the counter reaches zero in the Down mode, or reaches maximum

(15) in the Up mode. \overline{TC} will then remain LOW until a state change occurs, whether by counting or presetting, or until U/ \overline{D} or \overline{CET} is changed. To implement synchronous multi-

stage counters, the connections between the $\overline{\text{TC}}$ output and the $\overline{\text{CEP}}$ and $\overline{\text{CET}}$ inputs can provide either slow or fast carry propagation.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs $\mathrm{O_0\text{--}O_3}$ are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O₀-O₃ to the High Z state but does not prevent counting, loading or resetting.

Logic Equations

 $\begin{aligned} & \text{Count Enable} = \overline{\text{CEP}} \bullet \overline{\text{CET}} \bullet \text{PE} \\ & \text{Up: } \overline{\text{TC}} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet (\text{Up}) \bullet \overline{\text{CET}} \\ & \text{Down: } \overline{\text{TC}} = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet (\text{Down}) \bullet \overline{\text{CET}} \end{aligned}$

CC Truth Table

	Inputs							
SR	PE	CEP	CET	CET TC (Note 1) CP				
L	Х	Х	Х	X	Х	Н		
Х	L	Х	Х	X	Х	Н		
Х	Х	Н	Х	Х	Х	Н		
Х	Х	Х	Н	X	Х	Н		
Х	Х	Х	Х	Н	Х	Н		
Н	Н	L	L	L	7_	T		

H = HIGH Voltage Level X = Immaterial

¬¬ = HIGH-to-LOW-to-HIGH Clock Transition L = LOW Voltage Level

Note 1: TC is generated internally

Mode Select Table

			Inp	Operating			
M	IR	SR	PE	CEP	Mode		
	L	Х	Х	Х	Х	Х	Asynchronous Reset
ŀ	+	L	Х	Х	Х	Х	Synchronous Reset
ŀ	+	Н	L	Х	Х	Х	Parallel Load
ŀ	+	Н	Н	Н	Х	Х	Hold
ŀ	+	Н	Н	Х	Н	Х	Hold
ŀ	+	Н	Н	L	L	Н	Count Up
ŀ	+	Н	Н	L	L	L	Count Down

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial




FIGURE 1. Multistage Counter with Ripple Carry





FIGURE 2. Multistage Counter with Lookahead Carry

State Diagram



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parame	eter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode \	/oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH	10% V _{CC}	2.5					$I_{OH} = -1 \text{ mA } (\overline{TC}, \overline{CC}, O_n)$
	Voltage	10% V _{CC}	2.4			V	N 45:	$I_{OH} = -3 \text{ mA } (O_n)$
		5% V _{CC}	2.7			V	Min	$I_{OH} = -1 \text{ mA } (\overline{TC}, \overline{CC}, O_n)$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA } (O_n)$
V _{OL}	Output LOW	10% V _{CC}			0.5			I _{OL} = 20 mA (TC, CC)
	Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA (O _n)
I _{IH}	Input HIGH				F.0		May	V 0.7V
	Current				5.0	μА	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	V _{IN} = 7.0V
I _{CEX}	Output HIGH				50			v 50 00 0)
	Leakage Current				50	μΑ	Max	$V_{OUT} = V_{CC} (\overline{TC}, \overline{CC}, O_n)$
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (P_n, \overline{CEP}, CP, U/\overline{D}, \overline{OE}, \overline{MR}, \overline{SR})$
					-1.2	mA	Max	$V_{IN} = 0.5V (\overline{PE}, \overline{CET})$
I _{OZH}	Output Leakage Cur	rent			50	μΑ	Max	$V_{OUT} = 2.7V (O_n)$
I _{OZL}	Output Leakage Cur	rent			-50	μΑ	Max	$V_{OUT} = 0.5V (O_n)$
los	Output Short-Circuit	Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{TC}, \overline{CC}, O_n)$
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V (O_n)$
I _{CCH}	Power Supply Curre	nt		45	67	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Curre	nt		45	67	mA	Max	$V_O = LOW$
I _{CCZ}	Power Supply Curre	nt		45	67	mA	Max	V _O = HIGH Z

AC Electrical Characteristics


Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		
-								
		Min	Тур	Max	Min	Max		
f _{MAX}	Maximum Clock Frequency	90			70		MHz	
t _{PLH}	Propagation Delay	3.0	6.5	8.5	3.0	9.5	ns	
t_{PHL}	CP to O _n (PE HIGH or LOW)	4.0	9.0	11.5	4.0	13.0	115	
t _{PLH}	Propagation Delay	5.5	12.0	15.5	5.5	17.5	ns	
t_{PHL}	CP to TC	4.0	8.5	12.5	4.0	13.0	115	
t _{PLH}	Propagation Delay	2.5	4.5	6.5	2.5	7.0	ns	
t _{PHL}	CET to TC	2.5	6.0	11.0	2.5	12.0	115	
t _{PLH}	Propagation Delay	3.5	8.5	11.5	3.5	12.5		
t_{PHL}	U/D to TC	4.0	8.0	12.0	4.0	13.0	ns	
t _{PLH}	Propagation Delay	2.5	5.5	7.0	2.0	8.0	ns	
t_{PHL}	CP to CC	2.0	4.5	6.0	2.0	7.0	115	
t _{PLH}	Propagation Delay	2.5	5.0	6.5	2.0	7.5	ns	
t _{PHL}	CEP, CET to CC	4.0	8.5	11.0	4.0	12.5	115	
t _{PHL}	Propagation Delay	5.0	10.0	10.0	5.0	14.5		
	MR to O _n	5.0	10.0	13.0	5.0	14.5	ns	
t _{PZH}	Output Enable Time	2.5	5.5	8.0	2.5	8.5		
t_{PZL}	OE to O _n	3.0	6.0	9.0	3.0	10.0	no	
t _{PHZ}	Output Disable Time	1.5	5.0	7.0	1.5	8.0	ns	
t _{PLZ}	OE to On	2.0	4.5	6.0	2.0	7.0		

AC Operating Requirements

Symbol		T _A = +25°C	T _A = 0°C to +70°C	Units
	Parameter	$V_{CC} = +5.0V$	$V_{CC} = +5.0V$	
		Min Max	Min Max	
t _S (H)	Setup Time, HIGH or LOW	4.0	4.5	
$t_S(L)$	P _n to CP	4.0	4.5	
t _H (H)	Hold Time, HIGH or LOW	3.0	3.5	ns
$t_H(L)$	P _n to CP	3.0	3.5	
t _S (H)	Setup Time, HIGH or LOW	7.0	8.0	
t _S (L)	CEP or CET to CP	5.0	6.5	
t _H (H)	Hold Time, HIGH or LOW	0	0	ns
$t_H(L)$	CEP or CET to CP	0.5	0.5	
t _S (H)	Setup Time, HIGH or LOW	8.0	9.0	
$t_S(L)$	PE to CP	8.0	9.0	
t _H (H)	Hold Time, HIGH or LOW	0.0	1.0	ns
$t_H(L)$	PE to CP	0	0	
t _S (H)	Setup Time, HIGH or LOW	11.0	12.5	
$t_S(L)$	U/D to CP	7.0	8.5	ns
t _H (H)	Hold Time, HIGH or LOW	0	0	no
$t_H(L)$	U/D to CP	0	0	ns
t _S (H)	Setup Time, HIGH or LOW	10.5	11.0	
$t_S(L)$	SR to CP	8.5	9.5	ns
t _H (H)	Hold Time, HIGH or LOW	0	0	115
$t_H(L)$	SR to CP	0	0	
t _W (H)	CP Pulse Width,	4.0	4.5	
t _W (L)	HIGH or LOW	7.0	8.0	ns
t _W (L)	MR Pulse Width, LOW	4.5	6.0	ns
t _{REC}	MR Recovery Time	6.0	8.0	ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L _{0.15±0.05} 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com