

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised October 2000

## 74F579

## 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

#### **General Description**

The 74F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/ $\overline{\rm D}$  input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

#### **Features**


- Multiplexed 3-STATE I/O ports
- Built-in lookahead carry capability
- Count frequency 100 MHz typical
- Supply current 75 mA typical
- Guaranteed 4000V minimum ESD protection

## **Ordering Code:**


Order Number	Package Number	Package Description
74F579SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F579SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F579PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" tot he ordering code.

#### **Logic Symbol**



## **Connection Diagram**



# Unit Loading/Fan Out


Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
I/O <sub>0</sub> -I/O <sub>7</sub>	Data Inputs or	3.5/0.333	70 μA/–0.2 mA	
	3-STATE Outputs	75/15	−3 mA/24 mA	
PE	Parallel Enable Input (Active LOW)	0.25/0.333	5 μA/–0.2 mA	
U/D	Up-Down Count Control Input	0.25/0.333	5 μA/–0.2 mA	
MR	Master Reset Input (Active LOW)	0.25/0.333	5 μA/–0.2 mA	
SR	Synchronous Reset Input (Active LOW)	0.25/0.333	5 μA/–0.2 mA	
CEP	Count Enable Parallel Input (Active LOW)	0.25/0.333	5 μA/–0.2 mA	
CET	Count Enable Trickle Input (Active LOW)	0.25/0.333	5 μA/–0.2 mA	
CS	Chip Select Input Active (Active LOW)	0.25/0.333	5 μA/-0.2 mA	
ŌĒ	Output Enable Input (Active LOW)	0.25/0.333	5 μA/-0.2 mA	
CP	Clock Pulse Input (Active Rising Edge)	0.25/0.333	5 μA/-0.2 mA	
TC	Terminal Count Output (Active LOW)	25/12.5	−1 mA/5 mA	

## **Function Table**

MR	SR	CS	PE	CEP	CET	U/D	OE	СР	Function		
Х	Χ	Н	Х	Χ	Χ	Χ	Χ	Χ	I/O <sub>a</sub> to I/O <sub>h</sub> in High Z (PE Disabled)		
Х	Χ	L	Н	Χ	Χ	Χ	Н	Χ	I/O <sub>a</sub> to I/O <sub>h</sub> in High Z		
Х	Χ	L	Н	Χ	Χ	Χ	L	Χ	Flip-Flop Outputs Appear on I/O Lines		
L	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Asynchronous Reset for all Flip-Flops		
Н	L	Χ	Χ	Χ	Χ	Χ	Χ	_	Synchronous Reset for all Flip-Flops		
Н	Н	L	L	Χ	Χ	Χ	Χ	_	Parallel Load all Flip-Flops		
Н	Н	(Not	LL)	Н	Χ	Χ	Χ	_	Hold		
Н	Н	(Not	LL)	Χ	Н	Χ	Χ	_	Hold (TC Held HIGH)		
Н	Н	(Not	LL)	L	L	Н	Χ	_	Count Up		
Н	Н	(Not	LL)	L	L	L	Χ	_	Count Down		

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

= LOW to HIGH Clock Transition
Not LL = CS and PE should never both be LOW voltage level at the same time.



### **Absolute Maximum Ratings**(Note 1)

Storage Temperature -65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$ 

 $\begin{array}{ll} \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \end{array}$ 

Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**


Symbol	Parameter	•	Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltag	je			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.4			V	Min	I <sub>OH</sub> = -3 mA
	Voltage	$5\% V_{CC}$	2.7			•	IVIIII	IOH – –3 IIIA
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	$I_{OL} = 20 \text{ mA } (\overline{TC}), I_{OL} = 24 \text{ mA } (I/O_n)$
	Voltage	$5\% V_{CC}$			0.5	V	IVIIII	$I_{OL} = 20 \text{ mA } (\overline{TC}), I_{OL} = 24 \text{ mA } (I/O_n)$
I <sub>IH</sub>	Input HIGH				5.0	^	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins)
	Current				5.0	μА	IVIAX	V <sub>IN</sub> = 2.7 V (NOII-1/O FITIS)
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
	Breakdown Test				7.0	μΛ	IVICA	V <sub>IN</sub> = 7.00 (14011-1/01 1113)
I <sub>BVIT</sub>	Input HIGH Current				0.5	mA	Max	$V_{IN} = 5.5V (I/O_n)$
	Breakdown (I/O)				0.0	1117 (	Widx	VIN = 0.0 V (1/O <sub>N</sub> )
I <sub>CEX</sub>	Output HIGH				50	μА	Max	$V_{OUT} = V_{CC}$
	Leakage Current					por t	· · · · ·	
$V_{ID}$	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$
	Test		•			_		All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Control				0.70	por t	0.0	All Other Pins Grounded
$I_{ZZ}$	Bus Drainage Test				500	μΑ	0.0	V <sub>OUT</sub> = 5.25V
I <sub>IL</sub>	Input LOW Current				-0.2	mA	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins)
I <sub>IH</sub> & I <sub>OZH</sub>	Output Leakage Current				70	μΑ	Max	$V_{OUT} = 2.7V (I/O_n)$
I <sub>IL</sub> & I <sub>OZL</sub>	Output Leakage Current				-200	μΑ	Max	$V_{OUT} = 0.5V (I/O_n)$
Ios	Output Short-Circuit Curr	ent	-60		-150	mA	Max	$V_{OUT} = 0V$
I <sub>CCH</sub>	Power Supply Current			70	110	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			85	120	mA	Max	$V_O = LOW$
I <sub>CCZ</sub>	Power Supply Current			85	125	mA	Max	V <sub>O</sub> = HIGH Z

## **AC Electrical Characteristics**

Symbol			$T_A = +25^{\circ}C$		T <sub>A</sub> = 0°C	Units	
	Parameter		$V_{CC} = +5.0V$		V <sub>CC</sub> =		
Symbol	Parameter		C <sub>L</sub> = 50 pF				Units
		Min	Тур	Max	Min	Max	İ
f <sub>MAX</sub>	Maximum Clock Frequency	70	85		80		
t <sub>PLH</sub>	Propagation Delay	3.0	5.0	7.5	3.0	8.0	ns
t <sub>PHL</sub>	CP to I/O <sub>n</sub>	5.0	8.0	11.5	5.0	11.5	115
t <sub>PLH</sub>	Propagation Delay	5.0	7.5	11.5	5.0	12.0	ns
t <sub>PHL</sub>	CP to TC	5.0	7.0	11.5	5.0	12.0	115
t <sub>PLH</sub>	Propagation Delay	4.5	7.0	9.0	4.5	10.0	20
t <sub>PHL</sub>	U/D to TC	4.5	8.0	9.5	4.5	10.0	ns
t <sub>PLH</sub>	Propagation Delay	2.5	3.8	6.0	2.5	6.5	
t <sub>PHL</sub>	CEP or CET to TC	3.5	6.0	8.0	3.5	8.5	ns
t <sub>PHL</sub>	Propagation Delay	5.0	7.5	10.0	5.0	10.0	ns
	MR to I/O <sub>n</sub>	5.0	7.5	10.0	5.0	10.0	115
t <sub>PHL</sub>	Propagation Delay	6.5	10.0	13.0	6.5	13.5	ns
	MR to TC	0.5	10.0	13.0	0.5	10.5	115
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.5	3.0	9.0	ns
t <sub>PZL</sub>	CS or PE to I/O	5.5	8.0	10.5	5.5	11.5	115
t <sub>PHZ</sub>	Output Disable Time	2.0	5.0	8.5	2.0	9.0	ns
t <sub>PLZ</sub>	CS or PE to I/O	2.0	4.5	8.0	2.0	8.5	115
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	3.0	8.5	ns
t <sub>PZL</sub>	OE to I/O <sub>n</sub>	5.0	8.0	11.0	5.0	12.0	115
t <sub>PHZ</sub>	Output Disable Time	2.0	4.0	6.5	2.0	6.5	20
t <sub>PLZ</sub>	OE to I/O <sub>n</sub>	2.0	4.0	6.0	2.0	6.5	ns


# **AC Operating Requirements**

Symbol			$T_A = +25^{\circ}C$	$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units	
	Parameter		$V_{CC} = +5.0V$				
		Min	Тур	Max	Min	Max	İ
t <sub>S</sub> (H)	Setup Time	4.0			4.0		ns
t <sub>S</sub> (L)	I/O <sub>n</sub> to CP	4.0			4.0		115
t <sub>H</sub> (H)	Hold Time	0.0			0.0		
$t_H(L)$	I/O <sub>n</sub> to CP	0.0			0.0		ns
t <sub>S</sub> (H)	Setup Time	9.5			9.5		
$t_S(L)$	PE, CS or SR to CP	9.5			9.5		ns
t <sub>H</sub> (H)	Hold Time	0.0			0.0		no
t <sub>H</sub> (L)	PE, CS or SR to CP	0.0			0.0		ns
t <sub>S</sub> (H)	Setup Time	6.5			6.5		
$t_S(L)$	CET or CEP to CP	9.5			9.5		ns
t <sub>H</sub> (H)	Hold Time	0.0			0.0		ns
t <sub>H</sub> (L)	CET or CEP to CP	0.0			0.0		115
t <sub>S</sub> (H)	Setup Time	9.0			9.5		no
$t_{S}(L)$	U/D to CP	9.0			9.5		ns
t <sub>H</sub> (H)	Hold Time	0.0			0.0		
$t_H(L)$	U/D to CP	0.0			0.0		ns
t <sub>W</sub> (H)	Clock Pulse Width	4.5			4.5		no
$t_W(L)$	HIGH or LOW	4.5			4.5		ns
t <sub>W</sub> (L)	MR Pulse Width	3.0			3.0		ns
t <sub>REC</sub>	Recovery Time MR to CP	4.0			4.0		ns



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.6±0.10 0.40 TYP --A-5.3±0.10 9.27 TYP 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT.-0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A 0.1 C 1.8±0.1 -C-L <sub>0.15±0.05</sub> 0.15-0.25 -1.27 TYP 0.35-0.51 ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 -M20DRevB1 DETAIL A 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com