# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



April 1988 Revised October 2000 74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

## 74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

#### **General Description**

FAIRCHILD

SEMICONDUCTOR


The 74F673A contains a 16-bit serial-in, serial-out shift register and a 16-bit Parallel-Out storage register. A single pin serves either as an input for serial entry or as a 3-STATE serial output. In the Serial-Out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.

#### Features

- Serial-to-parallel converter
- 16-bit serial I/O shift register
- 16-bit parallel-out storage register
- Recirculating serial shifting
- Recirculating parallel transfer
- Common serial data I/O pin
- Slim 24 lead package

#### **Ordering Code:**

Order Number	Package Number	Package Description					
74F673ASC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide					
74F673APC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600 Wide					
74F673ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						



www.fairchildsemi.com

#### **Unit Loading/Fan Out**

<b>D</b> : N	Burning	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/-0.6 mA	
STMR	Store Master Reset Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
STCP	Store Clock Pulse Input	1.0/1.0	20 µA/-0.6 mA	
R/W	Read/Write Input	1.0/1.0	20 µA/-0.6 mA	
SI/O	Serial Data Input or	3.5/1.0	70 μA/-0.6 mA	
	3-STATE Serial Output	150/40	-3 mA/24 mA	
Q <sub>0</sub> -Q <sub>15</sub>	Parallel Data Outputs	50/33.3	-1 mA/20 mA	

#### **Functional Description**

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-STATE buffer into the high impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When

parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous master reset (STMR) input that overrides all other inputs and forces the  $\mathsf{Q}_0\text{-}\mathsf{Q}_{15}$  outputs LOW. The storage register is in the Hold mode when either  $\overline{CS}$  or the Read/Write (R/W) input is HIGH. With CS and R/W both LOW, the storage register is parallel loaded from the shift register.

#### **Shift Register Operations Table**

	Control Inputs			SI/O					
CS	R/W	SHCP	STCP	Status	Operating Mode				
Н	х	Х	Х	High Z	Hold				
L	L		Х	Data In	Serial Load				
L	Н	7	L	Data Out	Serial Output				
					with Recirculation				
L	Н	~	Н	Active	Parallel Load;				
					No Shifting				
H = HIG	H = HIGH Voltage Level								

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial  $\sim = HIGH-to-LOW Transition$ 


#### **Storage Register Operations Table**

Control Inputs				Operating		
STMR	CS	R/W	STCP	Mode		
L	Х	Х	Х	Reset; Outputs LOW		
Н	Н	Х	Х	Hold		
н	х	н	Х	Hold		
Н	L	L	~	Parallel Load		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

- = LOW-to-HIGH Transition



74F673A

#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
$V_{CC} Pin Potential$ to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}\ (mA)$

> -0.5V to V<sub>CC</sub> -0.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

0°C to +70°C

+4.5V to +5.5V

**Recommended Operating** 

Free Air Ambient Temperature

under these conditions is not implied.

**Conditions** 

Supply Voltage

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Parameter Min V<sub>cc</sub> Conditions Symbol Max Units Тур  $V_{\text{IH}}$ Input HIGH Voltage 2.0 ۷ Recognized as a HIGH Signal  $V_{\text{IL}}$ Input LOW Voltage 0.8 ۷ Recognized as a LOW Signal V<sub>CD</sub> Input Clamp Diode Voltage -1.2 ۷ Min  $I_{IN} = -18 \text{ mA}$  (Non I/O pins) 10% V<sub>CC</sub> 2.5  $I_{OH} = -1 \text{ mA} (Q_n, \text{SI/O})$ Output HIGH VOH 10% V<sub>CC</sub>  $I_{OH} = -3 \text{ mA} (SI/O)$ Voltage 2.4 ٧ Min  $5\% V_{CC}$ 2.7  $I_{OH} = -1 \text{ mA} (Q_n, \text{SI/O})$ 5% V<sub>CC</sub> 2.7  $I_{OH} = -3 \text{ mA} (SI/O)$ Output LOW  $I_{OL} = 20 \text{ mA} (Q_n)$ 0.5 VOL 10% V<sub>CC</sub> ٧ Min 10% V<sub>CC</sub>  $I_{OL} = 24 \text{ mA} (SI/O)$ Voltage 0.5 Input HIGH Current V<sub>IN</sub> = 2.7V (Non I/O pins) 20 Max μΑ Ι<sub>ΙΗ</sub> Input HIGH Current I<sub>BVI</sub> 100 Max V<sub>IN</sub> = 7.0V (Non I/O pins) μA Breakdown Test I<sub>BVIT</sub> Input HIGH Current 1.0 mΑ Max  $V_{IN} = 5.5V (SI/O)$ Breakdown Test (I/O) Input LOW Current -0.6 mA Max  $V_{IN} = 0.5V$  $I_{\rm IL}$ Output Leakage I<sub>IH</sub> + 70 μA Max V<sub>OUT</sub> = 2.7V (SI/O) Current I<sub>OZH</sub>  $I_{IL} +$ Output Leakage V<sub>OUT</sub> = 0.5V (SI/O) -650 uΑ Max Current I<sub>OZL</sub> Output Short-Circuit Current -150 Max  $V_{OUT} = 0V$ I<sub>OS</sub> -60 mΑ Output HIGH Leakage Current 250 μΑ Max  $V_{OUT} = V_{CC}$ ICEX Bus Drainage Test 500 μΑ 0.0V V<sub>OUT</sub> = 5.25V I<sub>ZZ</sub> 114 V<sub>O</sub> = HIGH Power Supply Current 172 Max ICCH mΑ  $V_{O} = LOW$ Power Supply Current 114 172 mΑ Max ICCL


www.fairchildsemi.com

### **AC Electrical Characteristics**

		T <sub>A</sub> = +25°C			$T_A = 0^{\circ}C$ to $+70^{\circ}C$			
	Parameter		$V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF		
Symbol								
		Min	Тур	Max	Min	Max	t	
f <sub>MAX</sub>	Maximum Clock Frequency	100	130		85		MHz	
t <sub>PLH</sub>	Propagation Delay	3.0	8.0	10.5	2.5	12.0		
t <sub>PHL</sub>	STCP to Q <sub>n</sub>	3.0	10.5	13.5	2.5	15.0	ns	
t <sub>PHL</sub>	Propagation Delay	6.0	16.5	20.5	5.5	22.5	20	
	STMR to Q <sub>n</sub>	0.0	10.5	20.5	5.5	22.0	ns	
t <sub>PLH</sub>	Propagation Delay	4.0	6.5	8.5	3.5	9.5	ns	
t <sub>PHL</sub>	SHCP to SI/O	4.5	8.0	10.5	4.0	12.0		
t <sub>PZH</sub>	Output Enable Time	5.0	8.5	11.0	4.0	12.5		
t <sub>PZL</sub>	CS to SI/O	5.5	9.0	11.5	4.5	13.0		
t <sub>PHZ</sub>	Output Disable Time	3.5	5.5	7.5	3.0	8.5	ns	
t <sub>PLZ</sub>	CS to SI/O	3.0	4.5	6.5	2.5	7.5		
t <sub>PZH</sub>	Output Enable Time	4.5	7.5	9.5	4.0	10.5		
t <sub>PZL</sub>	R/W to SI/O	4.5	8.0	10.0	4.0	11.5		
t <sub>PHZ</sub>	Output Disable Time	3.0	5.5	7.0	2.5	8.0	ns	
t <sub>PLZ</sub>	R/W to SI/O	2.5	4.0	5.5	2.0	6.5		

# AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.5		4.0		
t <sub>S</sub> (L)	CS or R/W to STCP	6.0		7.0		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		115
t <sub>H</sub> (L)	CS or R/W to STCP	0		0		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	3.0		3.5		
t <sub>S</sub> (L)	SI/O to SHCP	3.0		3.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.5		115
t <sub>H</sub> (L)	SI/O to SHCP	3.0		3.5		



www.fairchildsemi.com

6

