

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 1988 Revised September 2000

#### 74F74

## **Dual D-Type Positive Edge-Triggered Flip-Flop**

#### **General Description**

The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary  $(Q,\overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to

the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

LOW input to  $\overline{S}_{D}$  sets Q to HIGH level LOW input to  $\overline{C}_{D}$  sets Q to LOW level

Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$ 


makes both Q and Q HIGH


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**





#### **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	P tutto	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>1</sub> , D <sub>2</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
$\overline{C}_{D1}$ , $\overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	

#### **Truth Table**


	Inp	Outputs			
S <sub>D</sub>	C <sub>D</sub> CP		D Q		Ø
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	Н	Н
Н	Н	~	h	Н	L
Н	Н	~	1	L	Н
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$

H (h) = HIGH Voltage Level L (l) = LOW Voltage Level X = Immaterial

 $Q_0$  = Previous  $Q(\overline{Q})$  before LOW-to-HIGH Clock Transition

Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

#### **Logic Diagram**



 $\overline{C_D}$ Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

## -65°C to +150°C Conditions

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \end{array}$ 

 $\begin{array}{lll} \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Current (Note 2)} & -30 \mbox{ mA to } +5.0 \mbox{ mA} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with V<sub>CC</sub> = 0V)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

Free Air Ambient Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

**Recommended Operating** 

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	l Parameter		Parameter Min Typ		Max	Units	v <sub>cc</sub>	Conditions		
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal		
V <sub>IL</sub>	Input LOW Voltage				8.0	V		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA		
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA		
	Voltage	5% V <sub>CC</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$		
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA		
	Voltage									
I <sub>IH</sub>	Input HIGH				5.0	μА	Max	V <sub>IN</sub> = 2.7V		
	Current				3.0	μΛ	IVIAX	V IN - 2.7 V		
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V		
	Breakdown Test				7.0	μА	IVIAX	v <sub>IN</sub> = 7.0 v		
I <sub>CEX</sub>	Output HIGH				50	μА	Max	V <sub>OUT</sub> = V <sub>CC</sub>		
	Leakage Current				30	μΛ	IVIAX	VOUT - VCC		
V <sub>ID</sub> I	Input Leakage		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA		
	Test		4.73			· ·	0.0	All Other Pins Grounded		
l <sub>OD</sub>	Output Leakage				3.75	μА	0.0	V <sub>IOD</sub> = 150 mV		
	Circuit Current				3.75	μА	0.0	All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (D, CP)$		
					-1.8			$V_{IN} = 0.5V (\overline{C}_D, \overline{S}_D)$		
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V		
Icc	Power Supply Current			10.5	16.0	mA	Max			


### **AC Electrical Characteristics**


Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF		Units	
		Min	Тур	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		100		MHz	
t <sub>PLH</sub>	Propagation Delay	3.8	5.3	6.8	3.8	7.8		
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$	4.4	6.2	8.0	4.4	9.2	ns	
t <sub>PLH</sub>	Propagation Delay	3.2	4.6	6.1	3.2	7.1	20	
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.5	7.0	9.0	3.5	10.5	ns	


## **AC Operating Requirements**

Symbol	Parameter		$T_A = +25$ °C $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		
		Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0			
t <sub>S</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	3.0		3.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0			
t <sub>H</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	1.0		1.0			
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	4.0		4.0		1	
$t_{W}(L)$	HIGH or LOW	5.0		5.0		ns	
t <sub>W</sub> (L)	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ Pulse Width	4.0		4.0		ns	
t <sub>REC</sub>	Recovery Time $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to CP	2.0		2.0		ns	


### Physical Dimensions inches (millimeters) unless otherwise noted








14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$ 

www.fairchildsemi.com

N14A (REV F)