imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAST CMOS 16-BIT BUFFER/LINE DRIVER

IDT54/74FCT16244T/AT/CT

FEATURES:

- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤ 1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- High drive outputs (-32mA IOH, 64mA IOL)
- · Power off disable outputs permit "live insertion"
- Typical VolP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25° C
- Available in the following packages:
 - Industrial: SSOP, TSSOP
 - Military: CERPACK


The FCT16244T 16-Bit Buffer/Line Driver is for bus interface or signal


DESCRIPTION:


buffering applications requiring high speed and low power dissipation. These devices have a flow through pin organization, and shrink packaging to simplify board layout. All inputs are designed with hysteresis for improved noise margin. The three-state controls allow independent 4-bit, 8-bit or combined 16-bit operation. These parts are plug in replacements for 54/74ABT16244 where higher speed, lower noise or lower power dissipation levels are desired.


The FCT16244T is ideally suited for driving high capacitance loads (>200pF) and low impedance backplanes. These "high drive" buffers are designed with power off disable capability to allow "live insertion" of boards when used in a backplane interface.

FUNCTIONAL BLOCK DIAGRAM










The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

SEPTEMBER 2009

PIN CONFIGURATION



SSOP/ TSSOP/ CERPACK TOP VIEW

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXXT Output and I/O terminals.

3. Output and I/O terminals terminals for FCT162XXXT and FCT166XXXT.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	рF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description				
xŌĒ	3-State Output Enable Inputs (Active LOW)				
xAx	Data Inputs				
xYx	3-State Outputs				

FUNCTION TABLE(1)

Inp	Inputs			
xOE	хАх	хҮх		
L	L	L		
L	Н	Н		
н	Х	Z		

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V $\pm 10^{\circ}$; Military: TA = -55° C to $+125^{\circ}$ C, VCC = 5.0V $\pm 10^{\circ}$

Symbol	Parameter	Test Condit	Min.	Typ. ⁽²⁾	Max.	Unit	
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	v
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	—	0.8	V
Ін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	_	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lı∟	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
Іогн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	—	±1	μA
lozl	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
Vік	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
Vн	Input Hysteresis	_		_	100	—	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc		_	5	500	μA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
lo	Output Drive Current	Vcc = Max., Vo = 2.5	V ⁽³⁾	-50	_	-180	mA
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -3mA,	2.5	3.5		V
		VIN = VIH or VIL	IOH = -12mA MIL	2.4	3.5	—	V
			IOH = -15mA IND				
			IOH = -24mA MIL	2	3	—	V
			$IOH = -32mA IND^{(4)}$				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 48mA MIL	_	0.2	0.55	V
		VIN = VIH or VIL	IOL = 64mA IND				
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN or VO ≤ 4	Vcc = 0V, VIN or Vo $\leq 4.5V$		_	±1	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. The test limit for this parameter is $\pm 5\mu A$ at TA = $-55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditi	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
∆lcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. $VIN = 3.4V^{(3)}$		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Togging 50% Duty Cycle	VIN = VCC VIN = GND	_	60	100	μΑ/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND		0.6	1.5	mA
		50% Duty Cycle xOE = GND One Bit Toggling	VIN = 3.4V VIN = GND	_	0.9	2.3	
		Vcc = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND	-	2.4	4.5(5)	
		xOE = GND Sixteen BitsTogging	VIN = 3.4V VIN = GND	—	6.4	16.5 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)

Icc = Quiescent Current (IccL, IccH and Iccz)

 Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			54FCT16244T		54FCT16244T 54/74FCT16244AT			54/74FCT16224CT					
			M	lil.	Ir	d.	Mi	I.	Inc	J.	Mi		
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH .	Propagation Delay	CL = 50pF	1.5	7	1.5	4.8	1.5	5.1	1.5	3.4	1.5	4.6	ns
tPHL	xAx to xYx	$RL = 500\Omega$											
tPZH	Output Enable Time		1.5	8.5	1.5	6.2	1.5	6.5	1.5	4.4	1.5	6.5	ns
tPZL													
tPHZ	Output Disable Time		1.5	7.5	1.5	5.6	1.5	5.9	1.5	3.9	1.5	5.7	ns
tPLZ													
tSK(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	—	0.5	-	0.5	—	0.5	ns

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

IDT54/74FCT16244T/AT/CT FASTCMOS16-BITBUFFER/LINEDRIVER


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	Closed
Enable Low	
All Other Tests	Open


DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width






NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



Datasheet Document History

09/06/09 Pg.6 Updated the ordering information by removing the "IDT" notation and non RoHS part.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com