

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

**IDT74FCT163245A/C**



## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range, or  $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels (0.4 $\mu$  W typ. static)
- Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP, TSSOP, and TVSOP packages

## DESCRIPTION:

The FCT163245 16-bit transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power transceivers are ideal for asynchronous communication between two buses (A and B). The Direction and Output Enable controls are designed to operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The direction control pin (xDIR) controls the direction of data flow. The output enable pin ( $\overline{xOE}$ ) overrides the direction control and disables both ports. All inputs are designed with hysteresis for improved noise margin.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**INDUSTRIAL TEMPERATURE RANGE**

**SEPTEMBER 2009**

## PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Vcc terminals.
- Input terminals.
- Outputs and I/O terminals.

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
COU	Output Capacitance	VOU = 0V	3.5	8	pF

### NOTE:

- This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

Pin Names	Description
xOE	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs
xBx	Side B Inputs or 3-State Outputs

## FUNCTION TABLE<sup>(1)</sup>

Inputs		Outputs
xOE1	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
V <sub>IH</sub>	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level	2	—	5.5	V	
	Input HIGH Level (I/O pins)		2	—	V <sub>CC</sub> +0.5		
V <sub>IL</sub>	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level	-0.5	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current (Input pins)	V <sub>CC</sub> = Max. V <sub>I</sub> = 5.5V	—	—	±1	μA	
	Input HIGH Current (I/O pins)		V <sub>I</sub> = V <sub>CC</sub>	—	—		±1
I <sub>IL</sub>	Input LOW Current (Input pins)		V <sub>I</sub> = GND	—	—		±1
	Input LOW Current (I/O pins)		V <sub>I</sub> = GND	—	—		±1
IOZH	High Impedance Output Current	V <sub>CC</sub> = Max. V <sub>O</sub> = V <sub>CC</sub>	—	—	±1	μA	
IOZL	(3-State Output pins)		V <sub>O</sub> = GND	—	—		±1
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IIN</sub> = -18mA	—	-0.7	-1.2	V	
IODH	Output HIGH Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>	-36	-60	-110	mA	
IODL	Output LOW Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>	50	90	200	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> -0.2	—	V	
		V <sub>CC</sub> = 3V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3mA	2.4	3		
			I <sub>OH</sub> = -8mA	2.4 <sup>(5)</sup>	3		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 0.1mA	—	—	V	
			I <sub>OL</sub> = 16mA	—	0.2		0.4
			I <sub>OL</sub> = 24mA	—	0.3		0.55
		V <sub>CC</sub> = 3V V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	—	0.3		0.5
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>	-60	-135	-240	mA	
V <sub>H</sub>	Input Hysteresis	—	—	150	—	mV	
ICCL ICCH ICCZ	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND or V <sub>CC</sub>	—	0.1	10	μA	

### NOTES:

- For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V<sub>OH</sub> = V<sub>CC</sub>-0.6V at rated current.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions(1)		Min.	Typ.(2)	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	2	30	$\mu A$
$I_{CCD}$	Dynamic Power Supply Current(4)	$V_{CC} = \text{Max.}$ Outputs Open $\overline{xOE} = xDIR = GND$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	50	75	$\mu A/$ MHz
$I_C$	Total Power Supply Current(6)	$V_{CC} = \text{Max.}, \text{Outputs Open}$ $f_i = 10\text{MHz}$ 50% Duty Cycle $\overline{xOE} = xDIR = GND$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	0.5	0.8	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	0.5	0.8	
		$V_{CC} = \text{Max.}, \text{Outputs Open}$ $f_i = 2.5\text{MHz}$ 50% Duty Cycle $\overline{xOE} = xDIR = GND$ Sixteen Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	2	3 <sup>(5)</sup>	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	—	2	3.3 <sup>(5)</sup>	

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 3.3V$ ,  $+25^\circ C$  ambient.

3. Per TTL driven input. All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$

$I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ} \text{)}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$

$D_H = \text{Duty Cycle for TTL Inputs High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current caused by an Input Transition Pair (HLH or LHL)}$

$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$

$N_{CP} = \text{Number of Clock Inputs at } f_{CP}$

$f_i = \text{Input Frequency}$

$N_i = \text{Number of Inputs at } f_i$


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(1)</sup>

Symbol	Parameter	Condition <sup>(2)</sup>	FCT163245A		FCT163245C		Unit
			Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	4.6	1.5	4.1	ns
tPZH tPZL	Output Enable Time xOE to A or B		1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time xOE to A or B		1.5	5	1.5	4.8	ns
tPZH tPZL	Output Enable Time xDIR to A or B <sup>(4)</sup>		1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time xDIR to A or B <sup>(4)</sup>		1.5	5	1.5	4.8	ns
tSk(o)	Output Skew <sup>(5)</sup>		—	0.5	—	0.5	ns


### NOTES:

1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not tested.
5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


### TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times




Propagation Delay

### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

**DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

**NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; tr ≤ 2.5ns.
3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

## ORDERING INFORMATION



## Datasheet Document History

09/10/09 Pg.7

Updated the ordering information by removing the "IDT" notation and non RoHS part.



**CORPORATE HEADQUARTERS**  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138

**for SALES:**  
 800-345-7015 or 408-284-8200  
 fax: 408-284-2775  
 www.idt.com

**for Tech Support:**  
 logichelp@idt.com