

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









3.3V CMOS 16-BIT TRANSPARENT LATCH

IDT74FCT163373A/C

FEATURES:


- 0.5 MICRON CMOS Technology
- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range, or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 w typ. static)
- · Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in SSOP and TSSOP packages


DESCRIPTION:

The FCT163373 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The inputs of FCT163373 can be driven from either 3.3V or 5V devices. This feature allows the use of these transparent latches as translators in a mixed 3.3V/5V supply system. With xLE inputs high, the FCT163373 can be used as a buffer to connect 5V components to a 3.3V bus.

FUNCTIONAL BLOCK DIAGRAM






The IDT logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 2009

PIN CONFIGURATION



SSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to 7	٧
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description	
xDx	xDx Data Inputs	
xLE	Latch Enable Input (Active HIGH)	
xŌĒ	Output Enable Input (Active LOW)	
хОх	3-State Outputs	

FUNCTION TABLE(1)

	Inputs				
xDx	xLE	χ <mark>Ō</mark> Ē	хВх		
Н	Н	L	Н		
L	Н	L	L		
Х	L	L	O ⁽²⁾		
Х	Х	Н	Z		

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - Z = High-Impedance
- 2. Output level before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $TA = -40^{\circ}C$ to $+85^{\circ}C$, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	μA
lıL	Input LOW Current (Input pins)		Vı = GND	_	_	±1	
	Input LOW Current (I/O pins)		Vı = GND	_	_	±1	
lozh	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
lozL	(3-State Output pins)		Vo = GND	_	_	±1	
Vıĸ	Clamp Diode Voltage	VCC = Min., IIN = -18mA	Vcc = Min., lin = -18mA		-0.7	-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3)		-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO =	Vcc = 3.3V, Vin = Vih or Vil, Vo = 1.5V(3)		90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	lон = −0.1mA	Vcc-0.2	_	_	
		VIN = VIH or VIL	lон = −3mA	2.4	3	_	V
		Vcc = 3V	Iон = -8mA	2.4(5)	3	_	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	_	_	0.2	
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	
			IoL = 24mA	_	0.3	0.55	V
		Vcc = 3V	IoL = 24mA	_	0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.1	10	μА

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VOH = VCC-0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = Vcc -0.6V ⁽³⁾		_	2	30	μА
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	50	75	μΑ/ MHz
Ic	fi = 10MHz 50% Duty Cycle		VIN = VCC VIN = GND	_	0.5	0.8	mA
		xOE = GND xLE = Vcc One Bit Toggling	VIN = VCC -0.6V VIN = GND	_	0.5	0.8	
		Vcc = Max., Outputs Open fi = 2.5MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	2	3 ⁽⁵⁾	
		xOE = GND xLE = Vcc Sixteen Bits Toggling	VIN = VCC -0.6V VIN = GND	_	2	3.3 ⁽⁵⁾	

NOTES.

- 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, $+25^{\circ}C$ ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + DICC DHNT + ICCD (fcpNcp/2 + fiNi)

Icc = Quiescent Current (IccL, IccH and Iccz)

 Δ Icc = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fcP

fi = Input Frequency

Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

			FCT163373A		FCT163373C		
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	5.2	1.5	4.2	ns
tPHL	xDx to xOx	$RL = 500\Omega$					
tPLH	Propagation Delay		2	8.5	2	5.5	ns
tPHL	xLE to xOx						
tpzh	Output Enable Time		1.5	6.5	1.5	5.5	ns
tPZL							
tPHZ	Output Disable Time		1.5	5.5	1.5	5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, xDx to xLE		2	T -	2	_	ns
1H	Hold Time HIGH or LOW, xDx to xLE		1.5	T -	1.5	_	ns
tw	xLE Pulse Width HIGH		5	T -	5	_	ns
tsk(o)	Output Skew ⁽⁴⁾		_	0.5	_	0.5	ns


^{1.} Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

^{2.} See test circuit and waveforms.


^{3.} Minimum limits are guaranteed but not tested on Propagation Delays.

^{4.} Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


DEFINITIONS:

 $\mathsf{CL} = \mathsf{Load}$ capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.




Pulse Width



Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 3. if Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

ORDERING INFORMATION



Datasheet Document History

09/10/09 Pg.7

Updated the ordering information by removing the "IDT" notation and non RoHS part.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: logichelp@idt.com