

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 3.3V CMOS 16-BIT REGISTER (3-STATE)

## IDT74FCT163374A/C

#### **FEATURES:**


- 0.5 MICRON CMOS Technology
- Typical tSK(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range, or Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4 w typ. static)
- · Rail-to-rail output swing for increased noise margin
- Low Ground Bounce (0.3V typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- · Available in SSOP, TSSOP, and TVSOP packages

#### **DESCRIPTION:**

The FCT163374 16-bit edge-triggered D-type register is built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable ( $x\overline{OE}$ ) and clock (xCLK) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins facilitates ease of layout. All inputs are designed with hysteresis for improved noise margin.

The inputs of FCT163374 can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system.

## **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2009

#### **PIN CONFIGURATION**



SSOP/ TSSOP/ TVSOP TOP VIEW

## **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	–0.5 to 7	٧
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

## **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

#### PIN DESCRIPTION

Pin Names	Description	
xDx	Data Inputs	
xCLK	Clock Inputs	
хОх	3-State Outputs	
xŌĒ	3-State Output Enable Input (Active LOW)	

## **FUNCTION TABLE**(1)

		Outputs		
Function	хDх	xCLK	хŌĒ	хОх
Hi-Z	Х	L	Н	Z
	Х	Н	Н	Z
Load Register	L	<b>1</b>	L	L
	Н	1	L	Н
	L	<b>1</b>	Н	Z
	Н	1	Н	Z

#### NOTE:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
  - ↑ = LOW-to-HIGH transition

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	_	0.8	V
Іін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	μA
lıL	Input LOW Current (Input pins)		Vı = GND	_	_	±1	
	Input LOW Current (I/O pins)		Vı = GND	_	_	±1	
lоzн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μА
lozL	(3-State Output pins)		Vo = GND	_	_	±1	
Vık	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
lodh	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO =	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3)		90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_	_	
		VIN = VIH or VIL	Iон = −3mA	2.4	3	_	V
		VCC = 3V VIN = VIH or VIL	Iон = -8mA	2.4 <sup>(5)</sup>	3	_	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	_	_	0.2	
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	
			IOL = 24mA	_	0.3	0.55	V
		VCC = 3V VIN = VIH or VIL	IOL = 24mA	_	0.3	0.5	
los	Short Circuit Current <sup>(4)</sup>	Vcc = Max., Vo = GND <sup>(3)</sup>		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.1	10	μА

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc-0.6V at rated current.

## **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = VCC - 0.6V^{(3)}$		_	2	30	μА
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	50	75	μΑ/ MHz
Ic	fcP = 10MHz 50% Duty Cycle		VIN = VCC VIN = GND	_	0.5	0.8	mA
		xOE = GND fi = 5MHz One BitToggling	VIN = VCC -0.6V VIN = GND	_	0.5	0.8	
		Vcc = Max., Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	2.5	3.8 <sup>(5)</sup>	
		xOE = GND  fi = 2.5MHz  Sixteen Bits Toggling		_	2.5	4 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input; all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + DICC DHNT + ICCD (fcpNcp/2 + fiNi)

Icc = Quiescent Current (IccL, IccH and Iccz)

 $\Delta$ Icc = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fcP

fi = Input Frequency

Ni = Number of Inputs at fi


## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**(1)

			FCT163374A		FCT163374C			
Symbol	Parameter	Condition <sup>(2)</sup>	Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	Unit	
tPLH	Propagation Delay	CL = 50pF	2	6.5	2	5.2	ns	
tPHL	xCLK to xOx	$RL = 500\Omega$						
tpzh	Output Enable Time	1	1.5	6.5	1.5	5.5	ns	
tPZL								
tPHZ	Output Disable Time	]	1.5	5.5	1.5	5	ns	
tPLZ								
tsu	Set-up Time HIGH or LOW, xDx to xCLK	1	2	_	2	_	ns	
<b>1</b> H	Hold Time HIGH or LOW, xDx to xCLK	]	1.5	_	1.5	_	ns	
tw	xCLK Pulse Width HIGH	1	5	_	5	_	ns	
tsk(o)	Output Skew <sup>(4)</sup>	]	_	0.5	_	0.5	ns	


#### NOTES:

- 1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- 2. See test circuit and waveforms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.
- 4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.


#### **TEST CIRCUITS AND WAVEFORMS**



#### Test Circuits for All Outputs



#### Set-up, Hold, and Release Times



**Propagation Delay** 


#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width




**Enable and Disable Times** 

#### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 3. if Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

#### ORDERING INFORMATION



## **Datasheet Document History**

09/10/09 Pg.7 Updated the ordering information by removing the "IDT" notation and non RoHS part.



**CORPORATE HEADQUARTERS** 

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: logichelp@idt.com