

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT16374AT/CT/ET

FEATURES:


- 0.5 MICRON CMOS Technology
- . High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 5V ±10%
- High drive outputs (-32mA IOH, 64mA IOL)
- · Power off disable outputs permit "live insertion"
- Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- · Available in the following packages:
 - Industrial: SSOP, TSSOP
 - Military: CERPACK


DESCRIPTION:

The FCT16374T 16-bit edge-triggered D-type register is built using advanced dual metal CMOS technology. These high-speed, low-power registers are ideal for use as buffer registers for data synchronization and storage. The Output Enable (\overline{xOE}) and clock (\overline{xCLK}) controls are organized to operate each device as two 8-bit registers or one 16-bit register with common clock. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16374T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.


FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



SSOP/ TSSOP/ CERPACK TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXX Output and I/O terminals.
- 3. Outputs and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description			
xDx	Data Inputs			
xCLK	Clock Inputs			
хОх	3-State Outputs			
xŌĒ	x OE 3-State Output Enable Input (Active LOW)			

FUNCTION TABLE(1)

		Inputs						
Function	хDх	xCLK	хŌĒ	хОх				
Z	Х	L	Н	Z				
	Х	Н	Н	Z				
Load	L	1	L	L				
Load Register	Н	1	L	Н				
	L	1	Н	Z				
	Н	1	Н	Z				

NOTE

- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = Don't care
 - Z = High-impedance
 - ↑ = LOW-to-HIGH transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, Vcc = $5.0V \pm 10\%$; Military: TA = -55° C to $+125^{\circ}$ C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max.	Unit	
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	-	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Iн	Input HIGH Current (Input pins)(5)	Vcc = Max.	VI = VCC	_	_	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lı∟	Input LOW Current (Input pins)(5)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
lozh	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μA
lozL	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
VIK	Clamp Diode Voltage	Vcc = Min., I⋈ = −18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
VH	Input Hysteresis	_	_	100	-	mV	
ICCL	Quiescent Power Supply Current	Vcc = Max		-	5	500	μA
Іссн		VIN = GND or VCC					
Iccz							

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Condi	tions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
lo	Output Drive Current	$Vcc = Max., Vo = 2.5V^{(3)}$		- 50	_	-180	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -3mA	2.5	3.5	ı	V
		VIN = VIH or VIL	IOH = -12mA MIL	2.4	3.5	_	٧
			IOH = -15mA IND				
			IOH = -24mA MIL	2	3	_	٧
			$IOL = -32 \text{mA IND}^{(4)}$				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 48mA MIL	_	0.2	0.55	V
		VIN = VIH or VIL	IOL = 64mA IND				
loff	Input/Output Power Off Leakage ⁽⁵⁾	VCC = OV, $VIN = OV$ $VOS = 4.5V$			_	±1	μΑ

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. This test limit for this parameter is $\pm 5\mu A$ at $T_A = -55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. VIN = Vcc Outputs Open VIN = GND xOE = GND One Input Toggling 50% Duty Cycle Output Cycle		_	60	100	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP = 10MHz 50% Duty Cycle	VIN = VCC VIN = GND	_	0.6	1.5	mA
		xOE = GND fi = 5MHz 50% Duty Cycle One Bit Toggling	VIN = 3.4V VIN = GND	_	1.1	3	
		Vcc = Max. VIN = Vcc Outputs Open VIN = GND fcp = 10MHz 50% Duty Cycle		_	3	5.5 ⁽⁵⁾	
		xOE = GND Sixteen BitsToggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	7.5	19 ⁽⁵⁾	

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fcpNcp/2 + fiNi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - \triangle Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - f_i = Input Frequency
 - Ni = Number of Inputs at fi


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT16374AT				
			Ir	nd.	N	lil.]
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplH	Propagation Delay	CL = 50pF	2	6.5	2	7.2	ns
tPHL	xCLK to xOx	$RL = 500\Omega$					
tpzh	Output Enable Time		1.5	6.5	1.5	7.5	ns
tpzl							
tPHZ	Output Disable Time		1.5	5.5	1.5	6.5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, xDx to xCLK		2	_	2		ns
tΗ	Hold Time HIGH or LOW, xDx to xCLK		1.5	_	1.5		ns
tw	xCLK Pulse Width HIGH or LOW		5	_	6	-	ns
tSK(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	ns


				FCT16	5374CT FC		FCT16	CT16374ET			
			In	d.	М	il.	In	d.	M	iil.	1
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplH	Propagation Delay	CL = 50pF	2	5.2	2	6.2	1.5	3.7	_	_	ns
tPHL	xCLK to xOx	$RL = 500\Omega$									
tpzh	Output Enable Time		1.5	5.5	1.5	6.2	1.5	4.4	_	-	ns
tpzl											
tPHZ	Output Disable Time		1.5	5	1.5	5.7	1.5	3.6	_	-	ns
tPLZ											
tsu	Set-up Time HIGH or LOW, xDx to xCLK		2	_	2	-	1.5	_	_	_	ns
tΗ	Hold Time HIGH or LOW, xDx to xCLK		1.5		1.5		0		_	_	ns
tw	xCLK Pulse Width HIGH or LOW		5	_	6	_	3 ⁽⁴⁾	_	_	_	ns
tSK(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	_		ns

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
- 4. This limit is guaranteed but not tested.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.




Pulse Width



Enable and Disable Times

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



Datasheet Document History

09/28/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

