![Chipsmall logo]

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

IDT74FCT164245T

FEATURES:

- 0.5 MICRON CMOS Technology
- Bidirectional interface between 3.3V and 5V buses
- Control inputs can be driven from either 3.3V or 5V circuits
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- V_{CC1} = 5V ±10%, V_{CC2} = 2.7V to 3.6V
- High drive outputs (-32mA I_{OH}, 64mA I_{OL}) on 5V port
- Power off disable on both ports permits "live insertion"
- Typical V_{OLP} (Output Ground Bounce) < 0.9V at V_{CC1} = 5V, V_{CC2} = 3.3V, T_A = 25°C
- Available in SSOP and TSSOP packages

DESCRIPTION:

The FCT164245T 16-bit 3.3V-to-5V translator is built using advanced dual metal CMOS technology. This high-speed, low-power transceiver is designed to interface between a 3.3V bus and a 5V bus in a mixed 3.3V/5V supply environment. This enables system designers to interface TTL compatible 3.3V components with 5V components. The direction and output enable controls operate these devices as either two independent 8-bit transceivers or one 16-bit transceiver. The A port interfaces with the 3.3V bus; the B port interfaces with the 5V bus. The direction control (xDIR) pin controls the direction of data flow. The output enable pin (x$\overline{OE}$) overrides the direction control and disables both ports. These control signals can be driven from either 3.3V or 5V devices.

The FCT164245T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "hot insertion" of boards when used as backplane drivers. They also allow interface between a mixed supply system and external 5 volt peripherals.

FUNCTIONAL BLOCK DIAGRAM

INDUSTRIAL TEMPERATURE RANGE

MAY 2016

DSC-2555/11

PIN CONFIGURATION

1DIR	1		48	1$\overline{OE}$
1B1	2		47	1A1
1B2	3		46	1A2
GND	4		45	GND
1B3	5		44	1A3
1B4	6		43	1A4
VCC1	7		42	VCC2
1B5	8		41	1A5
1B6	9		40	1A6
GND	10		39	GND
1B7	11		38	1A7
1B8	12		37	1A8
2B1	13		36	2A1
2B2	14		35	2A2
GND	15		34	GND
2B3	16		33	2A3
2B4	17		32	2A4
VCC1	18		31	VCC2
2B5	19		30	2A5
2B6	20		29	2A6
GND	21		28	GND
2B7	22		27	2A7
2B8	23		26	2A8
2DIR	24		25	2$\overline{OE}$

SSOP/ TSSOP
TOP VIEW

POWER SUPPLY SEQUENCING

In the 74FCT164245T, the condition of $V_{CC1} \geq (V_{CC2} - 0.5V)$ must be maintained at all times. For the range of $V_{CC1} = (V_{CC2} - 0.5V)$ to $V_{CC1} = (V_{CC2} + 0.9V)$, both the A and B ports will remain in a High-Impedance state.

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Description	Max	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	–0.5 to +7	V
V_{TERM}[3]	Terminal Voltage with Respect to GND	–0.5 to V_{CC1}+0.5	V
T_A	Operating Temperature	–40 to +85	°C
T_{BIAS}	Temperature Under Bias	–55 to +125	°C
T_{STG}	Storage Temperature	–55 to +125	°C
P_T	Power Dissipation	1	W
I_{OUT}	DC Output Current	–60 to +120	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All devices except V_{CC2}.
3. Power supply terminal V_{CC2}.

CAPACITANCE $(T_A = +25°C, F = 1.0MHz)$

Symbol	Parameter[1]	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	3.5	6	pF
$C_{I/O}$	I/O Capacitance	$V_{OUT} = 0V$	3.5	8	pF

NOTE:
1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
x$\overline{OE}$	Output Enable Input (Active LOW)
xDIR	Direction Control Input
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)

FUNCTION TABLE[1]

Inputs		Outputs
$\overline{xOE}$	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

NOTE:
1. H = HIGH Voltage Level
   L = LOW Voltage Level
   X = Don't Care
   Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (A PORT, 3.3V)

Following Conditions Apply Unless Otherwise Specified:
V_{CC1} = 5V ±10%, V_{CC2} = 2.7V to 3.6V, Industrial: T_A = –40°C to +85°C

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
V_{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		–0.5	—	0.8	V
I_{IH}	Input HIGH Current (Input pins)	V_{CC1} = Max.	V_I = 5.5V	—	—	±5	μA
	Input HIGH Current (I/O pins)	V_{CC2} = Max.	V_I = V_{CC2}	—	—	±15	
I_{IL}	Input LOW Current (Input pins)		V_I = GND	—	—	±5	
	Input LOW Current (I/O pins)		V_I = GND	—	—	±15	
V_{IK}	Clamp Diode Voltage	V_{CC2} = Min., I_{IN} = –18mA		—	–0.7	–1.2	V
V_{OH}	Output HIGH Voltage	V_{CC1} = V_{CC2} = Min. V_{IN} = V_{IH} or V_{IL}	I_{OH} = –0.1mA	V_{CC2} –0.2	—	—	V
		V_{CC2} = 3V V_{IN} = V_{IH} or V_{IL}	I_{OH} = –8mA	2.4	3	—	
V_{OL}	Output LOW Voltage	V_{CC1} = Min.	I_{OL} = 0.1mA	—	—	0.2	V
		V_{CC2} = Min.	I_{OL} = 16mA	—	0.2	0.4	
		V_{IN} = V_{IH} or V_{IL}	I_{OL} = 24mA	—	0.3	0.55	
		V_{CC} = 3V V_{IN} = V_{IH} or V_{IL}	I_{OL} = 24mA	—	0.3	0.5	
I_{OFF}	Input/Output Power Off Leakage	V_{CC1} = 0V, V_{CC2} = 0V, V_{IN} or V_O ≤ 4.5V		—	—	±100	μA
I_{OS}	Short Circuit Current[4]	V_{CC1} = Max., V_{CC2} = Max., V_O = GND[3]		–70	–105	–150	mA
I_O	Output Drive Current	V_{CC1} = Max., V_{CC2} = Max., V_O = 1.5V[3]		–40	–60	–90	mA
V_H	Input Hysteresis	—		—	150	—	mV
I_{CC2L} I_{CC2H} I_{CC2Z}	Quiescent Power Supply Current	V_{CC1} = Max. V_{CC2} = Max. V_{IN} = GND or V_{CC2}		—	0.35	2	mA

NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC1} = 5V, V_{CC2} = 3.3V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (B PORT, 5V)

Following Conditions Apply Unless Otherwise Specified:
V_{CC1} = 5V ±10%, V_{CC2} = 2.7V to 3.6V, Industrial: T_A = –40°C to +85°C

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level (Input and I/O pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
V_{IL}	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		–0.5	—	0.8	V
I_{IH}	Input HIGH Current (Input pins)	V_{CC1} = Max.	V_I = V_{CC1}	—	—	±5	µA
	Input HIGH Current (I/O pins)	V_{CC2} = Max.		—	—	±15	
I_{IL}	Input LOW Current (Input pins)		V_I = GND	—	—	±5	
	Input LOW Current (I/O pins)			—	—	±15	
V_{IK}	Clamp Diode Voltage	V_{CC1} = Min., I_{IN} = –18mA		—	–0.7	–1.2	V
V_{OH}	Output HIGH Voltage	V_{CC1} = Min.	I_{OH} = –3mA	2.5	3.5	—	V
		V_{CC2} = Min.	I_{OH} = –15mA	2.4	3.5	—	
		V_{IN} = V_{IH} or V_{IL}	I_{OH} = –32mA[5]	2	3	—	
V_{OL}	Output LOW Voltage	V_{CC1} = Min.	I_{OL} = 64mA	—	0.2	0.55	V
		V_{CC2} = Min.					
		V_{IN} = V_{IH} or V_{IL}					
I_{OFF}	Input/Output Power Off Leakage	V_{CC1} = 0V, V_{CC2} = 0V, V_{IN} or V_O ≤ 4.5V		—	—	±100	µA
I_{OS}	Short Circuit Current[4]	V_{CC1} = Max., V_{CC2} = Max., V_O = GND[3]		–80	–140	–225	mA
I_O	Output Drive Current	V_{CC1} = Max., V_{CC2} = Max., V_O = 2.5V[3]		–50	–75	–180	mA
V_H	Input Hysteresis	—		—	150	—	mV
I_{CC1L} I_{CC1H} I_{CC1Z}	Quiescent Power Supply Current	V_{CC1} = Max. V_{CC2} = Max. V_{IN} = GND or V_{CC2}		—	0.08	1.5	mA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC1} = 5V, V_{CC2} = 3.3V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. Duration of the condition cannot exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC1} = Max., V_{CC2} = Max. V_{IN} = V_{CC2} - 0.6V[3]		—	12	30	µA
I_{CCD}	Dynamic Power Supply Current[4]	V_{CC1} = Max., V_{CC2} = Max. Outputs Open x$\overline{OE}$ = xDIR = GND One Input Togging 50% Duty Cycle	V_{IN} = V_{CC2} V_{IN} = GND	—	75	120	µA/ MHz
I_C	Total Power Supply Current[6]	V_{CC1} = Max., V_{CC2} = Max. Outputs Open f_I = 10MHz 50% Duty Cycle x$\overline{OE}$ = xDIR = GND One Bit Toggling	V_{IN} = V_{CC2} - 0.6V V_{IN} = GND	—	1.2	4.7	mA
		V_{CC1} = Max., V_{CC2} = Max. Outputs Open f_I = 2.5MHz 50% Duty Cycle x$\overline{OE}$ = xDIR = GND Sixteen Bits Toggling	V_{IN} = V_{CC2} - 0.6V V_{IN} = GND	—	3.5	8.5[5]	

NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC1} = 5V, V_{CC2} = 3.3V, +25°C ambient.
3. Per TTL driven input. All other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
6. I_C = $I_{QUIESCENT}$ + I_{INPUTS} + $I_{DYNAMIC}$

   I_C = I_{CC1} + I_{CC2} + ΔI_{CC} $D_H N_T$ + I_{CCD} ($f_{CP}N_{CP}$/2 + $f_I N_i$)

   I_{CC1} = Quiescent Current (I_{CC1L}, I_{CC1H} and I_{CC1Z})

   I_{CC2} = Quiescent Current (I_{CC2L}, I_{CC2H} and I_{CC2Z})

   ΔI_{CC} = Power Supply Current for a TTL High Input

   D_H = Duty Cycle for TTL Inputs High

   N_T = Number of TTL Inputs at D_H

   I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

   f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

   N_{CP} = Number of Clock Inputs at f_{CP}

 f_I = Input Frequency

   N_i = Number of Inputs at f_I

SWITCHING CHARACTERISTICS OVER OPERATING RANGE[1]

| Symbol	Parameter	Condition[1]	Min.[2]	Max.	Unit
t_{PLH}	Propagation Delay	C_L = 50pF	1.5	5	ns
t_{PHL}	A to B	R_L = 500Ω			
t_{PLH}	Propagation Delay		1.5	5	ns
t_{PHL}	B to A				
t_{PZH}	Output Enable Time		1.5	6.5	ns
t_{PZL}	x$\overline{OE}$ to B				
t_{PHZ}	Output Disable Time		1.5	6	ns
t_{PLZ}	x$\overline{OE}$ to B				
t_{PZH}	Output Enable Time		1.5	6.5	ns
t_{PZL}	x$\overline{OE}$ to A				
t_{PHZ}	Output Disable Time		1.5	6	ns
t_{PLZ}	x$\overline{OE}$ to A				
t_{PZH}	Output Enable Time		1.5	6.5	ns
t_{PZL}	xDIR to B[3]				
t_{PHZ}	Output Disable Time		1.5	6	ns
t_{PLZ}	xDIR to B[3]				
t_{PZH}	Output Enable Time		1.5	6.5	ns
t_{PZL}	xDIR to A[3]				
t_{PHZ}	Output Disable Time		1.5	6	ns
t_{PLZ}	xDIR to A[3]				

NOTES:

1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

Test Circuits for All Outputs



Set-up, Hold, and Release Times


Propagation Delay

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


Pulse Width

Enable and Disable Times

NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq$ 1.0MHz; $t_F \leq$ 2.5ns; $t_R \leq$ 2.5ns.

ORDERING INFORMATION

```
  XX      FCT    XX      XXXX         X          X
Temp. Range    Family   Device Type  Package
```

Blank	Tube
8	Tape and Reel

PVG	Shrink Small Outline Package - Green
PAG	Thin Shrink Small Outline Package - Green

245T	16-Bit Bidirectional 3.3 Volt to 5 Volt Translator

164	Double-Density

74	$-40°C$ to $+85°C$

DATASHEET DOCUMENT HISTORY