# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 

## FAST CMOS 18-BIT REGISTERED TRANSCEIVER

## IDT74FCT16501AT/CT


#### FEATURES:

- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tSK(o) (Output Skew) < 250ps
- Low input and output leakage ≤ 1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- High drive outputs (-32mA IOH, 64mA IOL)
- · Power off disable outputs permit "live insertion"
- Typical VolP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA =  $25^{\circ}$ C
- Available in TSSOP package

#### **DESCRIPTION:**

The FCT16501T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB is the output enable for B port. Data flow from the B port to the A port is similar but requires using OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16501T are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.



TO 17 OTHER CHANNELS


1

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## **FUNCTIONAL BLOCK DIAGRAM**

#### **SEPTEMBER 2009**

#### **PIN CONFIGURATION**



TSSOP TOP VIEW

### **PIN DESCRIPTION**

| Pin Names | Description                                  |  |  |  |
|-----------|--|--|--|--|
| OEAB      | A-to-B Output Enable Input                   |  |  |  |
| OEBA      | B-to-A Output Enable Input (Active LOW)      |  |  |  |
| LEAB      | A-to-BLatch Enable Input                     |  |  |  |
| LEBA      | B-to-A Latch Enable Input                    |  |  |  |
| CLKAB     | A-to-B Clock Input                           |  |  |  |
| CLKBA     | B-to-A Clock Input                           |  |  |  |
| Ax        | A-to-B Data Inputs or B-to-A 3-State Outputs |  |  |  |
| Bx        | B-to-A Data Inputs or A-to-B 3-State Outputs |  |  |  |

#### **INDUSTRIAL TEMPERATURE RANGE**

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol               | Description                          | Max             | Unit |
|----------------------|--------------------------------------|-----------------|------|
| VTERM <sup>(2)</sup> | Terminal Voltage with Respect to GND | –0.5 to 7       | V    |
| VTERM <sup>(3)</sup> | Terminal Voltage with Respect to GND | -0.5 to Vcc+0.5 | V    |
| Tstg                 | Storage Temperature                  | -65 to +150     | °C   |
| Ιουτ                 | DC Output Current                    | -60 to +120     | mA   |

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Output and I/O terminals for FCT162XXX.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter <sup>(1)</sup> | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN    | Input Capacitance        | VIN = 0V   | 3.5  | 6    | pF   |
| Соит   | Output Capacitance       | Vout = 0V  | 3.5  | 8    | pF   |

NOTE:

1. This parameter is measured at characterization but not tested.

## FUNCTION TABLE<sup>(1, 4)</sup>

|      | Outputs |       |    |                  |
|------|---------|-------|----|------------------|
| OEAB | LEAB    | CLKAB | Ax | Bx               |
| L    | Х       | Х     | Х  | Z                |
| Н    | Н       | Х     | L  | L                |
| Н    | Н       | Х     | Н  | Н                |
| Н    | L       | ↑     | L  | L                |
| Н    | L       | ↑     | Н  | Н                |
| Н    | L       | L     | Х  | B <sup>(2)</sup> |
| Н    | L       | Н     | Х  | B <sup>(3)</sup> |

#### NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.

2. Output level before the indicated steady-state input conditions were established.

Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

- 4. H = HIGH Voltage Level
  - L = LOW Voltage Level

X = Don't Care

Z = High-impedance

↑ = LOW-to-HIGH Transition

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, VCC =  $5.0V \pm 10\%$ 

| Symbol               | Parameter                                      | Test Condit                         | tions <sup>(1)</sup> | Min. | Typ. <sup>(2)</sup> | Max. | Unit |
|----------------------|--|-------------------------------------|----------------------|------|---------------------|------|------|
| Vih                  | Input HIGH Level                               | Guaranteed Logic HIGH Level         |                      | 2    | —                   | _    | V    |
| VIL                  | Input LOW Level                                | Guaranteed Logic LOW Level          |                      | _    | —                   | 0.8  | V    |
| Iн                   | Input HIGH Current (Input pins) <sup>(5)</sup> | Vcc = Max.                          | VI = VCC             | _    | _                   | ±1   | μA   |
|                      | Input HIGH Current (I/O pins) <sup>(5)</sup>   | ]                                   |                      | —    | —                   | ±1   |      |
| lı∟                  | Input LOW Current (Input pins) <sup>(5)</sup>  | VI = GND                            |                      | —    | —                   | ±1   |      |
|                      | Input LOW Current (I/O pins) <sup>(5)</sup>    | 1                                   |                      | _    | _                   | ±1   |      |
| lozн                 | High Impedance Output Current                  | Vcc = Max.                          | Vo = 2.7V            | _    | —                   | ±1   | μA   |
| lozl                 | (3-State Output pins) <sup>(5)</sup>           |                                     | Vo = 0.5V            | _    | _                   | ±1   |      |
| Vik                  | Clamp Diode Voltage                            | Vcc = Min., IIN = -18mA             |                      | —    | -0.7                | -1.2 | V    |
| los                  | Short Circuit Current                          | Vcc = Max., Vo = GND <sup>(3)</sup> |                      | -80  | -140                | 250  | mA   |
| Vн                   | Input Hysteresis                               | _                                   |                      | _    | 100                 | _    | mV   |
| ICCL<br>ICCH<br>ICCZ | Quiescent Power Supply Current                 | Vcc = Max.<br>VIN = GND or Vcc      |                      | _    | 5                   | 500  | μA   |

## **OUTPUT DRIVE CHARACTERISTICS**

| Symbol | Parameter                                     | Test Conditions <sup>(1)</sup>       |                     | Min. | Typ. <sup>(2)</sup> | Max. | Unit |
|--------|---|--------------------------------------|---------------------|------|---------------------|------|------|
| lo     | Output Drive Current                          | Vcc = Max., Vo = 2.5V <sup>(3)</sup> |                     | -50  | —                   | -180 | mA   |
| Vон    | Output HIGH Voltage                           | Vcc = Min.                           | Іон = –3mA          | 2.5  | 3.5                 | _    |      |
|        |   | VIN = VIH or VIL                     | Iон = –15mA         | 2.4  | 3.5                 | _    | V    |
|        |   |                                      | $IOH = -32mA^{(4)}$ | 2    | 3                   | —    |      |
| Vol    | Output LOW Voltage                            | Vcc = Min.                           | IOL = 64mA          | _    | 0.2                 | 0.55 | V    |
|        |   | VIN = VIH or VIL                     |                     |      |                     |      |      |
| IOFF   | Input/Output Power Off Leakage <sup>(5)</sup> | Vcc = 0V, VIN or Vo $\leq 4.5 V$     |                     | —    | —                   | ±1   | μA   |

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. This test limit for this parameter is  $\pm 5\mu A$  at TA =  $-55^{\circ}C$ .

#### **POWER SUPPLY CHARACTERISTICS**

| Symbol       | Parameter   | Test Conditions <sup>(</sup>   | 1)                      | Min. | Typ. <sup>(2)</sup> | Max.                | Unit       |
|--------------|---|--|-------------------------|------|---------------------|---------------------|------------|
| $\Delta$ ICC | Quiescent Power Supply<br>Current TTL Inputs HIGH | $V_{CC} = Max.$<br>$V_{IN} = 3.4V^{(3)}$   |                         | —    | 0.5                 | 1.5                 | mA         |
| ICCD         | Dynamic Power Supply Current <sup>(4)</sup>       | Vcc = Max.,<br>OutputsOpen<br>OEAB = OEBA = Vcc or GND<br>One Input Toggling<br>50% Duty Cycle | VIN = VCC<br>VIN = GND  | _    | 75                  | 120                 | μΑ/<br>MHz |
| IC           | Total Power Supply Current <sup>(6)</sup>         | Vcc = Max.,<br>OutputsOpen<br>fcP = 10MHz (CLKAB)<br>50% Duty Cycle<br>OEAB = OEBA = Vcc       | VIN = VCC<br>VIN = GND  | _    | 0.8                 | 1.7                 | mA         |
|              |   | LEAB = GND<br>One Bit Toggling<br>fi = 5MHz<br>50% Duty Cycle                                  | VIN = 3.4V<br>VIN = GND | _    | 1.3                 | 3.2                 |            |
|              |   | Vcc = Max.,<br>OutputsOpen<br>fcP = 10MHz (CLKAB)<br>50% Duty Cycle<br>OEAB = OEBA = Vcc       | VIN = VCC<br>VIN = GND  |      | 3.8                 | 6.5 <sup>(5)</sup>  |            |
|              |   | LEAB = GND<br>Eighteen Bits Toggling<br>fi = 2.5MHz<br>50% Duty Cycle                          | VIN = 3.4V<br>VIN = GND | _    | 8.5                 | 20.8 <sup>(5)</sup> |            |

#### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCPNCP/2 + fiNi)$ 

Icc = Quiescent Current (IccL, IccH and Iccz)

- $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
- DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

|              |  |   |                          | FCT16               | 501AT | FCT16               | 501CT |      |
|--------------|--|---|--------------------------|---------------------|-------|---------------------|-------|------|
| Symbol       | Parameter                                    |   | Condition <sup>(1)</sup> | Min. <sup>(2)</sup> | Max.  | Min. <sup>(2)</sup> | Max.  | Unit |
| fMAX         | CLKAB or CLKBA frequency <sup>(3)</sup>      |   | CL = 50pF                | —                   | 150   | _                   | 150   | MHz  |
| <b>t</b> PLH | Propagation Delay                            |   | $RL = 500\Omega$         | 1.5                 | 5.1   | 1.5                 | 4.3   | ns   |
| <b>t</b> PHL | Ax to Bx or Bx to Ax                         |   |                          |                     |       |                     |       |      |
| <b>t</b> PLH | Propagation Delay                            |   |                          | 1.5                 | 5.6   | 1.5                 | 4.4   | ns   |
| <b>t</b> PHL | LEBA to Ax, LEAB to Bx                       |   |                          |                     |       |                     |       |      |
| <b>t</b> PLH | Propagation Delay                            |   |                          | 1.5                 | 5.6   | 1.5                 | 4.4   | ns   |
| <b>t</b> PHL | CLKBA to Ax, CLKAB to Bx                     |   |                          |                     |       |                     |       |      |
| <b>t</b> PZH | Output Enable Time                           |   |                          | 1.5                 | 6     | 1.5                 | 4.8   | ns   |
| tPZL         | OEBA to Ax, OEAB to Bx                       |   |                          |                     |       |                     |       |      |
| tPHZ         | Output Disable Time                          |   |                          | 1.5                 | 5.6   | 1.5                 | 5.2   | ns   |
| <b>t</b> PLZ | OEBA to Ax, OEAB to Bx                       |   |                          |                     |       |                     |       |      |
| ts∪          | Set-up Time, HIGH or LOW                     |   |                          | 3                   | —     | 2.4                 | -     | ns   |
|              | Ax to CLKAB, Bx to CLKBA                     |   |                          |                     |       |                     |       |      |
| tΗ           | Hold Time, HIGH or LOW                       |   |                          | 0                   | —     | 0                   | —     | ns   |
|              | Ax to CLKAB, Bx to CLKBA                     |   |                          |                     |       |                     |       |      |
| ts∪          | Set-up Time HIGH or LOW                      | Clock LOW   |                          | 3                   | —     | 2                   | _     | ns   |
|              | Ax to LEAB, Bx to LEBA                       | Clock HIGH  |                          | 1.5                 | —     | 1.5                 | —     |      |
| tΗ           | Hold Time, HIGH or LOW                       |   |                          | 1.5                 | —     | 0.5                 | —     | ns   |
|              | Ax to LEAB, Bx to LEBA                       |   |                          |                     |       |                     |       |      |
| tw           | LEAB or LEBA Pulse Width HIGH <sup>(3)</sup> |   |                          | 3                   | —     | 3                   | -     | ns   |
| tw           | CLKAB or CLKBA Pulse Width I                 | CLKAB or CLKBA Pulse Width HIGH or LOW <sup>(3)</sup> |                          | 3                   | —     | 3                   | -     | ns   |
| tSK(o)       | Output Skew <sup>(4)</sup>                   |   |                          | _                   | 0.5   | _                   | 0.5   | ns   |

NOTES:


1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. This parameter is guaranteed but not tested.

4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


### **TEST CIRCUITS AND WAVEFORMS**



#### Test Circuits for All Outputs



#### Set-up, Hold, and Release Times



**Propagation Delay** 


## **SWITCH POSITION**

| Test                                    | Switch |
|---|--------|
| Open Drain<br>Disable Low<br>Enable Low | Closed |
| All Other Tests                         | Open   |


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




#### Enable and Disable Times

#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

### **ORDERING INFORMATION**



## **Datasheet Document History**

09/28/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.



**CORPORATE HEADQUARTERS** 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com