Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

FAST CMOS OCTAL TRANSPARENT LATCH

IDT74FCT2373AT/CT

FEATURES:

- A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
  - V_{OH} = 3.3V (typ.)
  - V_{OL} = 0.3V (typ.)
- Meets or exceeds JEDEC standard 18 specifications
- Resistor outputs -15mA I_{OH}, 12mA I_{OL}
- Reduced system switching noise
- Available in QSOP package

DESCRIPTION:

The FCT2373T is an octal transparent latch built using an advanced dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable ($\overline{OE}$) is low. When $\overline{OE}$ is high, the bus output is in the high-impedance state.

The FCT2373T has balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. The FCT2373T parts are plug-in replacements for FCT373T parts.

FUNCTIONAL BLOCK DIAGRAM

INDUSTRIAL TEMPERATURE RANGE

SEPTEMBER 2009

1

DSC-5497/7

PIN CONFIGURATION


```
        ┌────┐ ┌────┐
OE ──│  1      20  │── Vcc
O0 ──│  2      19  │── O7
D0 ──│  3      18  │── D7
D1 ──│  4      17  │── D6
O1 ──│  5      16  │── O6
O2 ──│  6      15  │── O5
D2 ──│  7      14  │── D5
D3 ──│  8      13  │── D4
O3 ──│  9      12  │── O4
GND──│ 10      11  │── LE
        └────────────┘
```

QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Description	Max	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	−0.5 to +7	V
V_{TERM}[3]	Terminal Voltage with Respect to GND	−0.5 to V_{CC}+0.5	V
T_{STG}	Storage Temperature	−65 to +150	°C
I_{OUT}	DC Output Current	−60 to +120	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Inputs and Vcc terminals only.
3. Output and I/O terminals only.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter[1]	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	6	10	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V	8	12	pF

NOTE:
1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
Dx	Data Inputs
LE	Latch Enable Input (Active HIGH)
OE	Output Enable Input (Active LOW)
Ox	3-State Outputs

FUNCTION TABLE[1]

Inputs			Outputs
Dx	LE	OE	Ox
L	H	L	L
H	H	L	H
X	X	H	Z

NOTE:
1. H = HIGH Voltage Level
   X = Don't Care
   L = LOW Voltage Level
   Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: T_A = –40°C to +85°C, V_{CC} = 5.0V ±5%

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
V_{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	—	V
V_{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I_{IH}	Input HIGH Current[4]	V_{CC} = Max.	V_I = 2.7V	—	—	±1	μA
I_{IL}	Input LOW Current[4]	V_{CC} = Max.	V_I = 0.5V	—	—	±1	μA
I_{OZH}	High Impedance Output Current	V_{CC} = Max.	V_I = 2.7V	—	—	±1	μA
I_{OZL}	(3-State Output Pins)[4]		V_I = 0.5V	—	—	±1	
I_I	Input HIGH Current[4]	V_{CC} = Max., V_I = V_{CC} (Max.)		—	—	±1	μA
V_{IK}	Clamp Diode Voltage	V_{CC} = Min., I_{IN} = –18mA		—	–0.7	–1.2	V
V_H	Input Hysteresis	—		—	200	—	mV
I_{CC}	Quiescent Power Supply Current	V_{CC} = Max. V_{IN} = GND or V_{CC}		—	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
I_{ODL}	Output LOW Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		16	48	—	mA
I_{ODH}	Output HIGH Current	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL}, V_{OUT} = 1.5V[3]		-16	-48	—	mA
V_{OH}	Output HIGH Voltage	V_{CC} = Min V_{IN} = V_{IH} or V_{IL}	I_{OH} = –15mA	2.4	3.3	—	V
V_{OL}	Output LOW Voltage	V_{CC} = Min V_{IN} = V_{IH} or V_{IL}	I_{OL} = 12mA	—	0.3	0.5	V

NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. The test limit for this parameter is ±5μA at T_A = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions[1]		Min.	Typ.[2]	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC} = Max. V_{IN} = 3.4V[3]		—	0.5	2	mA
I_{CCD}	Dynamic Power Supply Current[4]	V_{CC} = Max. Outputs Open $\overline{OE}$ = GND One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ V_{IN} = GND	—	0.06	0.12	mA/MHz
I_C	Total Power Supply Current[6]	V_{CC} = Max. Outputs Open fi = 10MHz	$V_{IN} = V_{CC}$ V_{IN} = GND	—	0.6	2.2	mA
		50% Duty Cycle $\overline{OE}$ = GND LE = Vcc One Bit Toggling	V_{IN} = 3.4V V_{IN} = GND	—	0.9	3.2	
		V_{CC} = Max. Outputs Open fi = 2.5MHz	$V_{IN} = V_{CC}$ V_{IN} = GND	—	1.2	3.4[5]	
		50% Duty Cycle $\overline{OE}$ = GND LE = Vcc Eight Bits Toggling	V_{IN} = 3.4V V_{IN} = GND	—	3.2	11.4[5]	

NOTES:
1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input; (V_{IN} = 3.4V). All other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of ΔI_{CC} formula. These limits are guaranteed but not tested.
6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
   $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
   I_{CC} = Quiescent Current
   ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
   D_H = Duty Cycle for TTL Inputs High
   N_T = Number of TTL Inputs at D_H
   I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
   f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
   f_i = Output Frequency
   N_i = Number of Outputs at f_i
All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE[(1)]

| Symbol	Parameter	Condition[(1)]	74FCT2373AT		74FCT2373CT		Unit
			Min.[(2)]	Max.	Min.[(2)]	Max.	
t_{PLH} t_{PHL}	Propagation Delay Dx to Ox	$C_L = 50$ pF $R_L = 500\Omega$	1.5	5.2	1.5	4.2	ns
t_{PLH} t_{PHL}	Propagation Delay LE to Ox		2	8.5	2	5.5	ns
t_{PZH} t_{PZL}	Output Enable Time		1.5	6.5	1.5	5.5	ns
t_{PHZ} t_{PLZ}	Output Disable Time		1.5	5.5	1.5	5	ns
t_{SU}	Set-up Time HIGH or LOW, Dx to LE		2	—	2	—	ns
t_H	Hold Time HIGH or LOW, Dx to LE		1.5	—	1.5	—	ns
t_W	LE Pulse Width HIGH[(3)]		5	—	5	—	ns

NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

VCC

7.0V

500W

Pulse Generator — VIN — D.U.T. — VOUT

RT

CL — 50pF

500W

Octal Link

Test Circuits for All Outputs

DATA INPUT — 3V / 1.5V / 0V
tSU — tH

TIMING INPUT — 3V / 1.5V / 0V

ASYNCHRONOUS CONTROL PRESET CLEAR ETC. — 3V / 1.5V / 0V
tREM

SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. — 3V / 1.5V / 0V
tSU — tH

Octal Link

Set-Up, Hold, and Release Times

SAME PHASE INPUT TRANSITION — 3V / 1.5V / 0V
t_{PLH} — t_{PHL}

OUTPUT — VOH / 1.5V / VOL
t_{PLH} — t_{PHL}

OPPOSITE PHASE INPUT TRANSITION — 3V / 1.5V / 0V

Octal Link

Propagation Delay

SWITCH POSITION

| Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

LOW-HIGH-LOW PULSE — 1.5V
tw
HIGH-LOW-HIGH PULSE — 1.5V

Octal Link

Pulse Width

ENABLE   DISABLE

CONTROL INPUT — 3V / 1.5V / 0V
t_{PZL} — t_{PLZ}

OUTPUT NORMALLY LOW — SWITCH CLOSED — 3.5V / 1.5V
0.3V — VOL
t_{PZH} — t_{PHZ}

OUTPUT NORMALLY HIGH — SWITCH OPEN — 1.5V / 0V
0.3V — VOH / 0V
3.5V

Octal Link

Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.

ORDERING INFORMATION

XX	FCT	XXXX	XX
Temp. Range		Device Type	Package

QG   Quarter-size Small Outline Package - Green

2373AT   Octal Transparent Latch
2373CT

74   40 C to +85 C

Datasheet Document History

09/29/09 Pg. 7   Updated the ordering information by removing the "IDT" notation and non RoHS part.