

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









3.3V CMOS OCTAL BUFFER/LINE DRIVER

IDT74FCT3244/A


FEATURES:


- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in QSOP, SOIC, SSOP, and TSSOP packages

DESCRIPTION:

The FCT3244/A octal buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low-power buffers are designed to be used as memory data and address drivers, clock drivers, and bus-oriented transmitter/receivers. The three-state controls are designed to operate these devices in a dual-nibble or single-byte mode. All inputs are designed with hysteresis for improved noise margin.

FUNCTIONAL BLOCK DIAGRAM






IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

AUGUST 2011

PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	4	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description	
xŌĒ	3-State Output Enable Inputs (Active LOW)	
x A x Data Inputs		
xYx	3-State Outputs	

FUNCTION TABLE(1)

Inp	outs	Outputs
x OE xAx		xYx
L	L	L
L	Н	Н
Н	Х	Z

NOTE:

- 1. H = HIGH Voltage Level
 - X = Don't Care
 - L = LOW Voltage Level
 - Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40$ °C to +85°C, $V_{CC} = 2.7V$ to 3.6V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc+0.5	
VIL	Input LOW Level	Guaranteed Logic LOW Level		-0.5	_	0.8	V
	(Input and I/O pins)						
lін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	μΑ
	Input HIGH Current (I/O pins)	1	VI = VCC	_	_	±1	
lıL	Input LOW Current (Input pins)	1	VI = GND	_	_	±1	
	Input LOW Current (I/O pins)	1	VI = GND	_	_	±1	
lozн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozL	(3-State Output pins)		Vo = GND	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
lodh	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO =	: 1.5V ⁽³⁾	-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO =	: 1.5V ⁽³⁾	50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_	_	V
		VIN = VIH or VIL	Iон = -3mA	2.4	3		
		Vcc = 3V	Iон = -8mA	2.4 ⁽⁵⁾	3	_	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	IoL = 0.1mA	_	_	0.2	V
		VIN = VIH or VIL	IoL = 16mA	_	0.2	0.4	
			IoL = 24mA	_	0.3	0.55	
		Vcc = 3V	IoL = 24mA		0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	_		_	150		mV
ICCL	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.1	10	μΑ
ICCH							
Iccz							

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ.(2)	Max.	Unit
Icc	Quiescent Power Supply Current	Vcc = Max.	VIN = VCC - 0.6V	_	2	30	μΑ
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND	VIN = VCC VIN = GND	_	60	85	μΑ/ MHz
		One Input Toggling 50% Duty Cycle					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fı = 10MHz	VIN = VCC VIN = GND	_	0.6	0.9	mA
		50% Duty Cycle xOE = GND	VIN = VCC - 0.6V VIN = GND	_	0.6	0.9	
		One Bit Toggling					
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	1.2	1.7 ⁽⁵⁾	
		50% Duty Cycle xOE = GND Eight Bits Toggling	Vin = Vcc - 0.6V Vin = GND	_	1.2	1.8 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input. All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fcpNcp/2 + fiNi)

Icc = Quiescent Current (Icc, IccH, and Iccz)

 ΔIcc = Power Supply Current for a TTL High Input

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for register devices (zero for non-register devices)

NCP = Number of clock inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi


SWITCHING CHARACTERISTICS OVER OPERATING RANGE(1)

			74FCT3244 74FCT3244/		3244A		
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	6.5	1.5	4.8	ns
tPHL	xAx to xYx	$RL = 500\Omega$					
tPZH	Output Enable Time		1.5	8	1.5	6.2	ns
tPZL							
tPHZ	Output Disable Time		1.5	7	1.5	5.6	ns
tPLZ							


NOTES

- 1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- 2. See test circuit and waveforms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-Up, Hold, and Release Times




SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; Zo \leq 50 Ω ; tr \leq 2.5ns; tr \leq 2.5ns.
- 3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.

ORDERING INFORMATION



Datasheet Document History

09/30/09 Pg. 6 Updated the ordering information by removing the "IDT" notation and non RoHS part.

08/31/11 Pg. 6 Added PGG to ordering information.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 4

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: logichelp@idt.com