



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





FAST CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT807BT/CT


FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 250ps (max.)
- Very low duty cycle distortion < 350ps (max.)
- High speed: propagation delay < 2.5ns (max.)
- 100MHz operation
- TTL compatible inputs and outputs
- TTL level output voltage swings
- 1:10 fanout
- Output rise and fall time < 1.5ns (max)
- Low input capacitance: 4.5pF typical
- High drive: -32mA I_{OH}, +48mA I_{OL}
- Available in QSOP, SSOP, and SOIC packages


DESCRIPTION:

The FCT807T clock driver is built using advanced dual metal CMOS technology. This low skew clock driver features 1:10 fanout, providing minimal loading on the preceding drivers. The FCT807T offers low capacitance inputs with hysteresis for improved noise margins. TTL level outputs and multiple power and grounds reduce noise. The device also features -32/48mA drive capability for driving low impedance traces.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



QSOP/ SOIC/ SSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
|--------|--------------------------------------|-------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +7 | V |
| TSTG | Storage Temperature | -65 to +150 | °C |
| IOUT | DC Output Current | -60 to +120 | mA |

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter(1) | Conditions | Typ. | Max. | Unit |
|--------|--------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 4.5 | 6 | pF |
| COUT | Output Capacitance | VOUT = 0V | 5.5 | 8 | pF |

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|-------------|
| IN | Inputs |
| Ox | Outputs |

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Industrial: TA = -40°C to +85°C, VCC = 5V ± 5%

| Symbol | Parameter | Test Conditions(1) | Min. | Typ.(2) | Max. | Unit | |
|--------|--|------------------------------|-------------|---------|------|------|---|
| VIH | Input HIGH Level (Input pins) | Guaranteed Logic HIGH Level | 2 | — | — | V | |
| VIL | Input LOW Level | Guaranteed Logic LOW Level | — | — | 0.8 | V | |
| IiH | Input HIGH Current (Input pins) | VCC = Max., VI = 2.7V | — | — | ±1 | µA | |
| IiL | Input LOW Current (Input pins) | VCC = Max., VI = 0.5V | — | — | ±1 | µA | |
| IoZH | High Impedance Output Current (3-State Output pins) | VCC = Max., VO = 2.7V | — | — | ±1 | µA | |
| IoZL | | | — | — | ±1 | | |
| Ii | Input HIGH Current | VCC = Max., VI = VCC (Max.) | — | — | ±1 | µA | |
| Vik | Clamp Diode Voltage | VCC = Min., IIN = -18mA | — | -0.7 | -1.2 | V | |
| Ios | Short Circuit Current(4) | VCC = Max., VO = GND(3) | -60 | -120 | -225 | mA | |
| VOH | Output HIGH Voltage | VCC = Min., VIN = VIH or VIL | IoH = -15mA | 2.4 | 3.3 | — | V |
| | | | IoH = -32mA | 2 | 3 | | |
| VOL | Output LOW Voltage | VCC = Min., VIN = VIH or VIL | — | 0.3 | 0.55 | V | |
| IOFF | Input/Output Power Off Leakage | VCC = 0V, VIN or VO ≤ 4.5V | — | — | ±1 | µA | |
| VH | Input Hysteresis for all inputs | — | — | 150 | — | mV | |
| ICCL | Quiescent Power Supply Current | VCC = Max., VIN = GND or VCC | — | 5 | 500 | µA | |
| ICCH | | | | | | | |
| IC CZ | | | | | | | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5V, +25°C ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- Duration of the condition should not exceed one second.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|------------------|---|--|--|------|---------------------|---------------------|--------|
| ΔI_{CC} | Quiescent Power Supply Current TTL Inputs HIGH | V _{CC} = Max. V _{IN} = 3.4V | | — | 0.5 | 2 | mA |
| I _{CCD} | Dynamic Power Supply Current ⁽³⁾ | V _{CC} = Max. Input Toggling 50% Duty Cycle Outputs Open | V _{IN} = V _{CC} V _{IN} = GND | — | 0.4 | 0.6 | mA/MHz |
| I _C | Total Power Supply Current ⁽⁵⁾ | V _{CC} = Max. Input Toggling 50% Duty Cycle Outputs Open f _i = 50MHz | V _{IN} = V _{CC} V _{IN} = GND | — | 20 | 30.5 ⁽⁴⁾ | mA |
| | | | V _{IN} = 3.4V V _{IN} = GND | — | 20.3 | 31.3 ⁽⁴⁾ | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} \cdot D_H \cdot N_T + I_{CCD} \cdot (f_o \cdot N_o)$
 I_{CC} = Quiescent Current (I_{CC1}, I_{CC2} and I_{CC3})
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_o = Output Frequency
 N_o = Number of Outputs at f_o
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - COMMERCIAL (3,4)

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | 50Ω to V _{CC} /2, C _L = 10pF (See figure 1) or 50Ω ac termination, C _L = 10pF (See figure 2) f ≤ 100MHz Outputs connected in groups of two | 1.3 | 2.7 | 1.3 | 2.5 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.5 | — | 0.25 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.5 | — | 0.35 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 0.9 | — | 0.65 | ns | |

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | C _L = 30pF f ≤ 67MHz (See figure 3) | 1.5 | 3.8 | 1.5 | 3.5 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.5 | — | 0.25 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.5 | — | 0.35 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 0.9 | — | 0.75 | ns | |

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | C _L = 30pF f ≤ 40MHz (See figure 4) | 1.5 | 3.8 | 1.5 | 3.5 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.5 | — | 0.35 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.6 | — | 0.45 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 1 | — | 0.75 | ns | |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, tsk(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL (3,4)

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | 50Ω to V _{CC} /2, C _L = 10pF (See figure 1) or 50Ω ac termination, C _L = 10pF (See figure 2) f ≤ 100MHz Outputs connected in groups of two | 1.3 | 2.9 | 1.3 | 2.7 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.6 | — | 0.35 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.6 | — | 0.45 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 0.9 | — | 0.65 | ns | |

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | C _L = 30pF f ≤ 67MHz (See figure 3) | 1.5 | 4 | 1.5 | 3.7 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.6 | — | 0.35 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.6 | — | 0.45 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 0.9 | — | 0.75 | ns | |

| Symbol | Parameter | Conditions ⁽¹⁾ | FCT807BT | | FCT807CT | | Unit |
|--------------------------------------|--|--|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay | C _L = 30pF f ≤ 40MHz (See figure 4) | 1.5 | 4 | 1.5 | 3.7 | ns |
| t _R | Output Rise Time | | — | 1.5 | — | 1.5 | ns |
| t _F | Output Fall Time | | — | 1.5 | — | 1.5 | ns |
| tsk(O) | Output skew: skew between outputs of all banks of same package (inputs tied together) | | — | 0.6 | — | 0.45 | ns |
| tsk(P) | Pulse skew: skew between opposite transitions of same output (t _{PHL} – t _{PLH}) | | — | 0.7 | — | 0.55 | ns |
| tsk(T) | Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade | — | 1 | — | 0.75 | ns | |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH}, t_{PHL}, tsk(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS




Fig. 1: 50Ω to $V_{CC}/2$, $C_L = 10pF$




Fig. 2: 50Ω AC Termination, $C_L = 10pF$

The capacitor value for AC termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.




Fig. 3: $C_L = 30pF$ Circuit




Fig. 4: $C_L = 50pF$ Circuit




Fig. 5: Enable and Disable Time Circuit

SWITCH POSITION


| Test | Switch |
|-----------------------------|--------|
| Disable LOW Enable LOW | 6V |
| Disable HIGH Enable HIGH | GND |

DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

TEST WAVEFORMS




Package Delay




$$tsk(o) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Output Skew - $tsk(o)$



$$tsk(p) = |tPHL - tPLH|$$

Pulse Skew - $tsk(p)$




$$tsk(t) = |tPLH2 - tPLH1| \text{ or } |tPHL2 - tPHL1|$$

Part-to-Part Skew - $tsk(t)$

NOTE:

1. Package 1 and Package 2 are same device type and speed grade.




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_r \leq 2.5\text{ns}$; $t_f \leq 2.5\text{ns}$

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 6024 Silver Creek Valley Road
 San Jose, CA 95138

for SALES:
 800-345-7015 or 408-284-8200
 fax: 408-284-2775
 www.idt.com

for Tech Support:
 clockhelp@idt.com