

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS

IDT74FST6800

FEATURES:

- · Bus switches provide zero delay paths
- Low switch on-resistance: 7Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP and TSSOP packages

DESCRIPTION:

The FST6800 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability.


The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

The FST6800 provides a 10-Bit TTL-compatible interface. The \overline{ON} pin serves as the enable pin. When \overline{ON} is high, A and B ports are isolated and B outputs are precharged to the BIASV voltage, through the equivalent of a 10K Ω resistor.

FUNCTIONAL BLOCK DIAGRAM

A1 A10 BIASV B1 B10

PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

APRIL 2015

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	٧
Tstg	Storage Temperature	-65 to +150	°C
lout	Maximum Continuous Channel Current	128	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc, Control, and Switch terminals.

CAPACITANCE(1)

Symbol	Parameter	Conditions ⁽²⁾	Тур.	Unit
CIN	Control Input Capacitance		4	pF
CI/O	Switch Input/Output Capacitance	Switch Off		рF

NOTES:

- 1. Capacitance is characterized but not tested.
- 2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V.

PIN DESCRIPTION

Pin Names	I/O	Description
A1-10, B1-10	I/O	Buses A, B
ŌN	- 1	Bus Switch Enable (Active LOW)
BIASV	I	BIAS Voltage

FUNCTION TABLE(1)

ŌN	B1-10	Description
L	A1-10	Connect
Н	BIASV	Precharge

NOTE

H = HIGH Voltage Level
 L = LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 5 %, BIASV = 0 to VCC

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2	_	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Contro	Guaranteed Logic LOW for Control Inputs		_	0.8	V
Іін	Input HIGH Current	Vcc = Max.	VI = VCC		_	±1	μA
lıL	Input LOW Current]	Vı = GND	_	_	±1	
lo	Precharge Output Current	Vcc = Min., BIASV = 2.4V, Vo = 0V		0.15	_	_	mA
lozн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μA
lozL	(3-State Output Pins)		Vo = GND	_	_	±1	
los	Short Circuit Current	Vcc = Min., Vo = GND ⁽³⁾		_	300	_	mA
Vık	Clamp Diode Voltage	Vcc = Min., IIN = -18mA			-0.7	-1.2	V
Ron	Switch On Resistance ⁽⁴⁾	Vcc = 4.75V, Vin = 0.0V Ion = 64mA		_	_	7	Ω
	Vcc = 4.75V, V _{IN} = 2.4V ION = 15mA		_	_	15		
loff	Input/Output Power Off Leakage	$VCC = 0V$, $VIN or VO \le 4.5V$				1	μΑ
Icc	Quiescent Power Supply Current	Vcc = Max., Vi = GND or Vcc			0.1	3	μA

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Measured by voltage drop between ports at indicated current through the switch.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. $Vin = 3.4V(3)$		ı	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max., Outputs Open Enable Pin Toggling 50% Duty Cycle	VIN = VCC VIN = GND	ı	30	40	μΑ/ MHz/ Enable
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open Enable Pin Toggling (Ten Switches Toggling)	VIN = VCC VIN = GND	1	3	4	mA
		fi = 10MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	-	3.3	4.8	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$

Icc = Quiescent Current

 Δ Icc = Power Supply Current for a TTL High Input (Vin = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (zero for non-register devices)

fi = Input Frequency

N = Number of SwitchesToggling at fi

All currents are in milliamps and all frequencies are in megahertz

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: TA = -40°C to +85°C, Vcc = 5.0V ± 5 %

Symbol	Description	Condition ⁽¹⁾	Min. ⁽²⁾	Тур.	Max.	Unit
t PLH	Data Propagation Delay	CL = 50pF	_	_	0.25	ns
tphL	Ax, Bx to Bx, Ax ^(3,4)	$R_L = 500\Omega$				
t PZH	Switch Turn On Delay		1.5	_	6.5	ns
tpz.	ON to Ax, Bx					
t _{PHZ}	Switch Turn Off Delay		1.5	_	5.5	ns
tplz	ON to Ax, Bx ⁽³⁾					

NOTES:


- 1. See test circuit and waveforms.
- 2. Minimum limits guaranteed but not tested.
- 3. This parameter is guaranteed by design but not tested.
- 4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

TEST CIRCUITS AND WAVEFORMS




Test Circuits for All Outputs

Octal Link



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.






Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

Octal Link

ORDERING INFORMATION



Datasheet Document History

04/16/2015

Pg. 5

Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information.



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com