imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Product data sheet

1. General description

The 74HC194 is a 4-bit bidirectional universal shift register. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH) data appearing on the D0 to D3 inputs, when S0 and S1 are HIGH, is transferred to the Q0 to Q3 outputs. When S0 is HIGH and S1 is LOW data is entered serially via DSL and shifted from left to right; when S0 is LOW and S1 is HIGH data is entered serially via DSR and shifted from right to left. DSR and DSL allow multistage shift right or shift left data transfers without interfering with parallel load operation. If both S0 and S1 are LOW, existing data is retained in a hold mode. Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse. When LOW, the asynchronous master reset (MR) overrides all other input conditions and forces the Q outputs LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Complies with JEDEC standard no. 7A
- Input levels:
 - For 74HC194: CMOS level
- Shift-left and shift right capability
- Synchronous parallel and serial data transfer
- Easily expanded for both serial and parallel operation
- Asynchronous master reset
- Hold ('do nothing') mode
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C


nexperia


3. Ordering information

| Type number Package | | | | | | |
|---------------------|-------------------|--------|--|----------|--|--|
| | Temperature range | Name | Description | Version | | |
| 74HC194D | –40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 | | |
| 74HC194DB | –40 °C to +125 °C | SSOP16 | plastic shrink small outline package; 16 leads; body width 5.3 mm | SOT338-1 | | |

Table 1. Ordering information

4. Functional diagram







74HC194 Product data sheet

74HC194

4-bit bidirectional universal shift register



5. Pinning information



5.1 Pinning

5.2 Pin description

Table 2.Pin description

| Symbol | Pin | Description | | |
|-----------------|----------------|---|--|--|
| MR | 1 | asynchronous master reset (active LOW) | | |
| DSR | 2 | serial data input (shift right) | | |
| D0, D1, D2, D3 | 3, 4, 5, 6 | parallel data inputs | | |
| DSL | 7 | serial data input (shift left) | | |
| GND | 8 | ground (0 V) | | |
| S0, S1 | 9, 10 | mode control inputs | | |
| СР | 11 | clock input (LOW-to-HIGH, edge triggered) | | |
| Q0, Q1, Q2, Q3 | 15, 14, 13, 12 | parallel outputs | | |
| V _{CC} | 16 | positive supply voltage | | |

6. Functional description

Table 3. Function table^[1]

| Operating mode | Inputs | | | | | | | Outputs | | | | |
|-------------------|------------|----|----|----|-----|-----|----|---------|----|----|----|--|
| | СР | MR | S1 | S0 | DSR | DSL | Dn | Q0 | Q1 | Q2 | Q3 | |
| Reset (clear) | Х | L | Х | Х | Х | Х | Х | L | L | L | L | |
| Hold (do nothing) | Х | Н | I | I | Х | Х | Х | q0 | q1 | q2 | q3 | |
| Shift left | \uparrow | Н | h | I | Х | I | Х | q1 | q2 | q3 | L | |
| | \uparrow | Н | h | I | Х | h | Х | q1 | q2 | q3 | Н | |
| Shift right | \uparrow | Н | I | h | I | Х | Х | L | q0 | q1 | q2 | |
| | \uparrow | Н | I | h | h | Х | Х | Н | q0 | q1 | q2 | |
| Parallel load | ↑ | Н | h | h | Х | Х | dn | d0 | d1 | d2 | d3 | |

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;


L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

q, d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition; X = don't care;

 \uparrow = LOW-to-HIGH clock transition.

4-bit bidirectional universal shift register



7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|------------------|-------------------------|---|------------|------|------|------|
| V _{CC} | supply voltage | | | -0.5 | +7.0 | V |
| I _{IK} | input clamping current | $V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V | | - | ±20 | mA |
| I _{OK} | output clamping current | $V_{\rm O} < -0.5$ V or $V_{\rm O} > V_{\rm CC}$ + 0.5 V | | - | ±20 | mA |
| lo | output current | $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$ | | - | ±25 | mA |
| I _{CC} | supply current | | | - | +50 | mA |
| I _{GND} | ground current | | | -50 | - | mA |
| T _{stg} | storage temperature | | | -65 | +150 | °C |
| P _{tot} | total power dissipation | SO16 package | <u>[1]</u> | - | 500 | mW |
| | | SSOP16 package | <u>[1]</u> | - | 500 | mW |

[1] For SO16 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.

For SSOP16 packages: above 60 $^\circ\text{C}$ the value of P_{tot} derates linearly at 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------------------------|------------------|-----|------|-----------------|------|
| V _{CC} | supply voltage | | 2.0 | 5.0 | 6.0 | V |
| VI | input voltage | | 0 | - | V _{CC} | V |
| Vo | output voltage | | 0 | - | V _{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | °C |
| $\Delta t / \Delta V$ | input transition rise and fall rate | $V_{CC} = 2.0 V$ | - | - | 625 | ns/V |
| | | $V_{CC} = 4.5 V$ | - | 1.67 | 139 | ns/V |
| | | $V_{CC} = 6.0 V$ | - | - | 83 | ns/V |

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C t | o +85 °C | –40 °C to | Unit | |
|-----------------|--------------------------|---|------|-------|------|----------|----------|-----------|-------|----|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| V _{IH} | HIGH-level | V _{CC} = 2.0 V | 1.5 | 1.2 | - | 1.5 | - | 1.5 | - | V |
| | input voltage | V _{CC} = 4.5 V | 3.15 | 2.4 | - | 3.15 | - | 3.15 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | 4.2 | - | 4.2 | - | V |
| V _{IL} | LOW-level | V _{CC} = 2.0 V | - | 0.8 | 0.5 | - | 0.5 | - | 0.5 | V |
| | input voltage | V _{CC} = 4.5 V | - | 2.1 | 1.35 | - | 1.35 | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | - | 1.8 | - | 1.8 | V |
| V _{OH} | HIGH-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | | | |
| | output voltage | $I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$ | 1.9 | 2.0 | - | 1.9 | - | 1.9 | - | V |
| | | $I_{O} = -20 \ \mu A; \ V_{CC} = 4.5 \ V$ | 4.4 | 4.5 | - | 4.4 | - | 4.4 | - | V |
| | | $I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$ | 5.9 | 6.0 | - | 5.9 | - | 5.9 | - | V |
| | | $I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | 3.98 | 4.32 | - | 3.84 | - | 3.7 | - | V |
| | | $I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ | 5.48 | 5.81 | - | 5.34 | - | 5.2 | - | V |
| V _{OL} | LOW-level | $V_{I} = V_{IH} \text{ or } V_{IL}$ | | | | | | | | |
| | output voltage | $I_{O} = 20 \ \mu A; V_{CC} = 2.0 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_{O} = 20 \ \mu A; V_{CC} = 6.0 \ V$ | - | 0 | 0.1 | - | 0.1 | - | 0.1 | V |
| | | $I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$ | - | 0.15 | 0.26 | - | 0.33 | - | 0.4 | V |
| | | $I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ | - | 0.16 | 0.26 | - | 0.33 | - | 0.4 | V |
| l _l | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$ | - | - | ±0.1 | - | ±1.0 | - | ±1.0 | μA |
| I _{CC} | supply current | | - | - | 8.0 | - | 80.0 | - | 160.0 | μA |
| CI | input capacitance | | - | 3.5 | - | - | - | - | - | pF |

4-bit bidirectional universal shift register

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 12</u>.

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C to | o +85 °C | –40 °C to +125 °C | | Unit |
|------------------|-------------|---|-----|-------|-----|-----------|----------|-------------------|-----|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | - |
| t _{pd} | propagation | CP to Qn; see Figure 8 [1] | | | | | | | | - |
| | delay | V _{CC} = 2.0 V | - | 47 | 145 | - | 180 | - | 220 | ns |
| | | V _{CC} = 4.5 V | - | 17 | 29 | - | 36 | - | 44 | ns |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 14 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 14 | 25 | - | 31 | - | 38 | ns |
| t _{PHL} | High to LOW | MR to Qn; see Figure 9 | | | | | | | | - |
| | propagation | V _{CC} = 2.0 V | - | 39 | 140 | - | 175 | - | 210 | ns |
| | delay | V _{CC} = 4.5 V | - | 14 | 28 | - | 35 | - | 42 | ns |
| | | $V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$ | - | 11 | - | - | - | - | - | ns |
| | | V _{CC} = 6.0 V | - | 11 | 24 | - | 30 | - | 36 | ns |
| t _t | transition | see Figure 8 [2] | | | | | | | | - |
| | time | V _{CC} = 2.0 V | - | 19 | 75 | - | 95 | - | 110 | ns |
| | | V _{CC} = 4.5 V | - | 7 | 15 | - | 19 | - | 22 | ns |
| | | V _{CC} = 6.0 V | - | 6 | 13 | - | 16 | - | 19 | ns |
| tw | pulse width | CP HIGH or LOW; see Figure 8 | | | | | | | | - |
| | | V _{CC} = 2.0 V | 80 | 17 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 6 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 5 | - | 17 | - | 20 | - | ns |
| tw | pulse width | MR pulse width LOW; see Figure 9 | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 17 | - | 100 | - | 120 | - | ns |
| | | $V_{CC} = 4.5 V$ | 16 | 6 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 14 | 5 | - | 17 | - | 20 | - | ns |
| t _{rec} | recovery | MR to CP; see Figure 9 | | | | | | | | 1 |
| | time | V _{CC} = 2.0 V | 60 | 17 | - | 75 | - | 90 | - | ns |
| | | V _{CC} = 4.5 V | 12 | 6 | - | 15 | - | 18 | - | ns |
| | | $V_{CC} = 6.0 V$ | 10 | 5 | - | 13 | - | 15 | - | ns |

4-bit bidirectional universal shift register

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C to +85 °C | | –40 °C to +125 °C | | Unit |
|------------------|----------------------------------|---|-----|-------|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| t _{su} | set-up time | Dn to CP; see Figure 10 | | | | | | | | |
| | | V _{CC} = 2.0 V | 70 | 17 | - | 90 | - | 105 | - | ns |
| | | V _{CC} = 4.5 V | 14 | 6 | - | 18 | - | 21 | - | ns |
| | | V _{CC} = 6.0 V | 12 | 5 | - | 15 | - | 18 | - | ns |
| | | S0, S1 to CP; see Figure 11 | | | | | | | | |
| | | V _{CC} = 2.0 V | 80 | 22 | - | 100 | - | 120 | - | ns |
| | | V _{CC} = 4.5 V | 16 | 8 | - | 20 | - | 24 | - | ns |
| | | V _{CC} = 6.0 V | 12 | 6 | - | 17 | - | 20 | - | ns |
| | DSR, DSL to CP; see Figure 10 | | | | | | | | | |
| | | V _{CC} = 2.0 V | 70 | 19 | - | 90 | - | 105 | - | ns |
| | | V _{CC} = 4.5 V | 14 | 7 | - | 18 | - | 21 | - | ns |
| | V _{CC} = 6.0 V | 12 | 6 | - | 15 | - | 18 | - | ns | |
| t _h | hold time | Dn to CP; see Figure 10 | | | | | | | | |
| | | V _{CC} = 2.0 V | 0 | -14 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 4.5 V | 0 | -5 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 6.0 V | 0 | -4 | - | 0 | | 0 | - | ns |
| | | S0, S1 to CP; see Figure 11 | | | | | | | | |
| | | V _{CC} = 2.0 V | 0 | -11 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 4.5 V | 0 | -4 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 6.0 V | 0 | -3 | - | 0 | | 0 | - | ns |
| | | DSR, DSL to CP; see Figure 10 | | | | | | | | |
| | | V _{CC} = 2.0 V | 0 | -17 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 4.5 V | 0 | -6 | - | 0 | - | 0 | - | ns |
| | | V _{CC} = 6.0 V | 0 | -5 | - | 0 | | 0 | - | ns |
| f _{max} | maximum | CP; see Figure 8 | | | | | | | | |
| | frequency | V _{CC} = 2.0 V | 6 | 31 | - | 4.8 | - | 4 | - | MHz |
| | | V _{CC} = 4.5 V | 30 | 93 | - | 24 | - | 20 | - | MHz |
| | | V _{CC} = 5.0 V; C _L = 15 pF | - | 102 | - | - | - | - | - | MHz |
| | | $V_{CC} = 6.0 V$ | 35 | 111 | - | 28 | - | 24 | - | MHz |

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 12</u>.

4-bit bidirectional universal shift register

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 12.

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C to +85 °C | | –40 °C to +125 °C | | Unit |
|-----------------|-------------------------------------|---|-----|-------|-----|------------------|-----|-------------------|-----|------|
| | | | Min | Тур | Max | Min | Max | Min | Max | |
| C _{PD} | power dissipation capacitance | $V_1 = GND$ to V_{CC} ; $f_i = 1 \text{ MHz}$ 3 | - | 40 | - | - | - | - | - | pF |

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = sum of outputs.$

11. Waveforms



74HC194

4-bit bidirectional universal shift register




Table 8.Measurement points

| Input | | Output |
|---------------------|------------------------|---------------------|
| V _M | Vi | V _M |
| $0.5 \times V_{CC}$ | GND to V _{CC} | $0.5 \times V_{CC}$ |

74HC194

4-bit bidirectional universal shift register




Table 9. Test data

| Input | | Load | S1 position | | |
|-----------------|---------------------------------|--------------|-------------|-------------------------------------|--|
| VI | t _r , t _f | CL RL | | t _{PHL} , t _{PLH} | |
| V _{CC} | 6 ns | 15 pF, 50 pF | 1 kΩ | open | |

4-bit bidirectional universal shift register

12. Package outline




Fig 13. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

74HC194

4-bit bidirectional universal shift register




Fig 14. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

74HC194

13. Abbreviations

| Table 10. Abbreviations | | | | | |
|-------------------------|---|--|--|--|--|
| Acronym | Description | | | | |
| CMOS | Complementary Metal-Oxide Semiconductor | | | | |
| DUT | Device Under Test | | | | |
| ESD | ElectroStatic Discharge | | | | |
| НВМ | Human Body Model | | | | |
| MM | Machine Model | | | | |

14. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|-----------------|---|-----------------------|---------------|-----------------|--|
| 74HC194 v.3 | 20161129 | Product data sheet | - | 74HC_HCT194 v.2 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. | | | | |
| | Legal texts have been adapted to the new company name where appropriate. | | | | |
| | Type numbers 74HC194N, 74HCT194N and 74HCT194D removed. | | | | |
| 74HC_HCT194 v.2 | 19901201 | Product specification | - | - | |

15. Legal information

15.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC194

4-bit bidirectional universal shift register

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

4-bit bidirectional universal shift register

17. Contents

| 1 | General description 1 |
|------|------------------------------------|
| 2 | Features and benefits 1 |
| 3 | Ordering information 2 |
| 4 | Functional diagram 2 |
| 5 | Pinning information 3 |
| 5.1 | Pinning |
| 5.2 | Pin description 4 |
| 6 | Functional description 4 |
| 7 | Limiting values 5 |
| 8 | Recommended operating conditions 6 |
| 9 | Static characteristics 6 |
| 10 | Dynamic characteristics 7 |
| 11 | Waveforms |
| 12 | Package outline 12 |
| 13 | Abbreviations 14 |
| 14 | Revision history 14 |
| 15 | Legal information 15 |
| 15.1 | Data sheet status 15 |
| 15.2 | Definitions 15 |
| 15.3 | Disclaimers 15 |
| 15.4 | Trademarks 16 |
| 16 | Contact information 16 |
| 17 | Contents 17 |