



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 74HC4046A; 74HCT4046A

## Phase-locked loop with VCO

Rev. 3 — 8 June 2016

Product data sheet

### 1. General description

---

The 74HC4046A; 74HCT4046A is a high-speed Si-gate CMOS device. It is specified in compliance with JEDEC standard no 7A.

### 2. Features and benefits

---

- Low power consumption
- VCO-Inhibit control for ON/OFF keying and for low standby power consumption
- Center frequency up to 17 MHz (typical) at  $V_{CC} = 4.5\text{ V}$
- Choice of three phase comparators:
  - ◆ PC1: EXCLUSIVE-OR
  - ◆ PC2: Edge-triggered J-K flip-flop
  - ◆ PC3: Edge-triggered RS flip-flop
- Excellent Voltage Controlled Oscillator (VCO) linearity
- Low frequency drift with supply voltage and temperature variations
- Operating power supply voltage range:
  - ◆ VCO section 3.0 V to 6.0 V
  - ◆ Digital section 2.0 V to 6.0 V
- Zero voltage offset due to operational amplifier buffering
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V

### 3. Applications

---

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

## 4. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
74HC4046AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT4046AD			
74HC4046ADB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT4046ADB			
74HC4046APW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

## 5. Block diagram




Fig 1. Block diagram

## 6. Functional diagram




Fig 2. Logic symbol

Fig 3. IEC logic symbol





Fig 4. Logic diagram

## 7. Pinning information

### 7.1 Pinning



### 7.2 Pin description

**Table 2. Pin description**

Symbol	Pin	Description
PCP_OUT	1	phase comparator pulse output
PC1_OUT	2	phase comparator 1 output
COMP_IN	3	comparator input
VCO_OUT	4	VCO output
INH	5	inhibit input
C1A	6	capacitor C1 connection A
C1B	7	capacitor C1 connection B
GND	8	ground (0 V)
VCO_IN	9	VCO input
DEM_OUT	10	demodulator output
R1	11	resistor R1 connection
R2	12	resistor R2 connection
PC2_OUT	13	phase comparator 2 output
SIG_IN	14	signal input
PC3_OUT	15	phase comparator 3 output
V <sub>CC</sub>	16	supply voltage

## 8. Functional description

The 74HC4046A; 74HCT4046A is a phase-locked-loop circuit that comprises a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). It has a common signal input amplifier and a common comparator input (see [Figure 1](#)). The signal input can be directly coupled to a large voltage signal, or indirectly coupled (with a series capacitor) to a small voltage signal. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 74HC4046A; 74HCT4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op amp techniques.

### 8.1 VCO

The VCO requires one external capacitor C1 (between pins C1A and C1B) and one external resistor R1 (between pins R1 and GND). Alternatively, it requires two external resistors R1 and R2 (between pins R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if necessary (see [Figure 4](#)).

The high input impedance of the VCO simplifies the design of the low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin DEM\_OUT. In contrast to conventional techniques, where the DEM\_OUT voltage is one threshold voltage lower than the VCO input voltage, the DEM\_OUT voltage equals the VCO input. If DEM\_OUT is used, a series resistor ( $R_s$ ) should be connected from pin DEM\_OUT to GND; if unused, DEM\_OUT should be left open. The VCO output (pin VCO\_OUT) can be connected directly to the comparator input (pin COMP\_IN), or connected via a frequency divider. When the VCO input DC level is held constant, the VCO output signal has a duty cycle of 50 % (maximum expected deviation 1 %). A LOW-level at the inhibit input (pin INH) enables the VCO and demodulator, while a HIGH-level turns both off to minimize standby power consumption.

The only difference between the 74HC4046A and 74HCT4046A is the input level specification of the INH input. This input disables the VCO section. The sections of the comparator are identical, so that there is no difference in the SIG\_IN or COMP\_IN inputs between the 74HC4046A and 74HCT4046A.

### 8.2 Phase comparators

The input signal can be coupled to the self-biasing amplifier at pin SIG\_IN, when the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

### 8.2.1 Phase Comparator 1 (PC1)

This circuit is an EXCLUSIVE-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50 % duty cycle to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{\pi}(\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:

$V_{DEM\_OUT}$  is the demodulator output at pin DEM\_OUT



$V_{DEM\_OUT} = V_{PC1\_OUT}$  (via low-pass filter)

The phase comparator gain is:  $K_p = \frac{V_{CC}}{\pi}(V/r)$

PC1 is fed to the VCO input via the low-pass filter and seen at the demodulator output at pin DEM\_OUT ( $V_{DEM\_OUT}$ ). The average output voltage from PC1 is the result of the phase differences of signals (SIG\_IN) and the comparator input (COMP\_IN). These phase differences are shown in [Figure 6](#). The average of  $V_{DEM\_OUT}$  is equal to  $0.5V_{CC}$  when there is no signal or noise at SIG\_IN. Using this input, the VCO oscillates at the center frequency ( $f_0$ ). Typical waveforms for the PC1 loop locked at  $f_0$  are shown in [Figure 7](#).

The frequency capture range ( $2f_c$ ) is defined as the frequency range of input signals on which the PLL locks when it was initially out-of-lock. The frequency lock range ( $2f_L$ ) is the frequency range of the input signals on which the loop stays locked when it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration remains locked even with very noisy input signals. Typical behavior of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.





### 8.2.2 Phase Comparator 2 (PC2)

PC2 is a positive edge-triggered phase and frequency detector. When the PLL uses this comparator, positive signal transitions control the loop and the duty cycles of SIG\_IN and COMP\_IN are not important. PC2 comprises two D-type flip-flops, control gating and a 3-state output stage. The circuit functions as an up-down counter (see [Figure 4](#)) where SIG\_IN causes an up-count and COMP\_IN a down count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{4\pi} (\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:

$V_{DEM\_OUT}$  is the demodulator output at pin DEM\_OUT

$V_{DEM\_OUT} = V_{PC2\_OUT}$  (via low-pass filter)



The phase comparator gain is:  $K_p = \frac{V_{CC}}{4\pi} (V/r)$

$V_{DEM\_OUT}$  is the resultant of the initial phase differences of SIG\_IN and COMP\_IN as shown in [Figure 8](#). Typical waveforms for the PC2 loop locked at  $f_0$  are shown in [Figure 9](#).

When the SIG\_IN and COMP\_IN frequencies are equal but the phase of SIG\_IN leads that of COMP\_IN, the p-type output driver at PC2\_OUT is held 'ON'. The time that it is held 'ON' corresponds to the phase difference ( $\Phi_{DEM\_OUT}$ ). When the phase of SIG\_IN lags that of COMP\_IN, the n-type driver is held 'ON'.

When the SIG\_IN frequency is higher than the COMP\_IN frequency, the p-type output driver is held 'ON' for most of the input signal cycle time. For the remainder of the cycle time, both n- and p-type drivers are 'OFF' (3-state). If the SIG\_IN frequency is lower than the COMP\_IN frequency, then it is the n-type driver that is held 'ON' for most of the cycle. The voltage at capacitor (C2) of the low-pass filter, connected to PC2\_OUT, varies until the phase and frequency of the signal and comparator inputs are equal. At this stable point, the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO\_IN input is in a high-impedance state. In this condition, the signal at the phase comparator pulse output (PCP\_OUT) is a HIGH level and can be used for indicating a locked condition.

Thus for PC2 no phase difference exists between SIG\_IN and COMP\_IN over the full frequency range of the VCO. The power dissipation due to the low-pass filter is reduced because both n- and p-type output drivers are 'OFF' for most of the signal input cycle. The PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG\_IN the VCO adjust, via PC2, to its lowest frequency.



### 8.2.3 Phase Comparator 3 (PC3)

PC3 is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, positive signal transitions control the loop and the duty factors of SIG\_IN and COMP\_IN are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{2\pi}(\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:


$V_{DEM\_OUT}$  is the demodulator output at pin DEM\_OUT

$V_{DEM\_OUT} = V_{PC3\_OUT}$  (via low-pass filter)


The phase comparator gain is:  $K_p = \frac{V_{CC}}{2\pi}(V/r)$

PC3 is fed to the VCO via the low-pass filter and seen at the demodulator output at pin DEM\_OUT. The average output from PC3 is the resultant of the phase differences of SIG\_IN and COMP\_IN, see [Figure 10](#). Typical waveforms for the PC3 loop locked at  $f_o$  are shown in [Figure 11](#).

The phase-to-output response characteristic of PC3 ([Figure 10](#)) differs from PC2 in that the phase angle between SIG\_IN and COMP\_IN varies between 0° and 360°. It is 180° at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences. As a result, the ripple content of the VCO input signal is higher. The PLL lock range for this type of phase comparator and the capture range are dependent on the low-pass filter. With no signal present at SIG\_IN, the VCO adjusts to its lowest frequency via PC3.



**Fig 10. Phase comparator 3; average output voltage as a function of input phase difference**



**Fig 11. Typical waveforms for PLL using phase comparator 3; loop-locked at f<sub>0</sub>**

## 9. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
$I_{IK}$	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	-	$\pm 20$	mA
$I_{OK}$	output clamping current	$V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$	-	$\pm 20$	mA
$I_O$	output current	$-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$	-	$\pm 25$	mA
$I_{CC}$	supply current		-	+50	mA
$I_{GND}$	ground current		-50	-	mA
$T_{stg}$	storage temperature		-65	+150	°C
$P_{tot}$	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$			
		SO16 and (T)SSOP16 <a href="#">[1]</a>	-	500	mW

[1] For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

For SSOP16 and TSSOP16 packages:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

## 10. Recommended operating conditions

**Table 4. Recommended operating conditions**

Symbol	Parameter	Conditions	74HC4046A			74HCT4046A			Unit
			Min	Typ	Max	Min	Typ	Max	
$V_{CC}$	supply voltage		3.0	5.0	6.0	4.5	5.0	5.5	V
		when VCO is not used	2.0	5.0	6.0	4.5	5.0	5.5	V
$V_I$	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
$V_O$	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
$\Delta t/\Delta V$	input transition rise and fall rate	pin INH							
		$V_{CC} = 2.0\text{ V}$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5\text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0\text{ V}$	-	-	83	-	-	-	ns/V
$T_{amb}$	ambient temperature		-40	+25	+125	-40	+25	+125	°C

## 11. Static characteristics

### 11.1 Static characteristics 74HC4046A

**Table 5. Static characteristics 74HC4046A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Phase comparator section; <math>T_{amb} = 25\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	1.5	1.2	-	V
		$V_{CC} = 4.5\text{ V}$	3.15	2.4	-	V
		$V_{CC} = 6.0\text{ V}$	4.2	3.2	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	-	0.8	0.5	V
		$V_{CC} = 4.5\text{ V}$	-	2.1	1.35	V
		$V_{CC} = 6.0\text{ V}$	-	2.8	1.8	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	1.9	2.0	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	4.5	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	5.9	6.0	-	V
		$I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	3.98	4.32	-	V
		$I_O = -5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	5.48	5.81	-	V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	-	0	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	0	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	-	0	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	0.15	0.26	V
		$I_O = 5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	-	0.16	0.26	V
$I_I$	input leakage current	pins SIG_IN, COMP_IN; $V_I = V_{CC}$ or GND				
		$V_{CC} = 2.0\text{ V}$	-	-	$\pm 3$	$\mu\text{A}$
		$V_{CC} = 3.0\text{ V}$	-	-	$\pm 7$	$\mu\text{A}$
		$V_{CC} = 4.5\text{ V}$	-	-	$\pm 18$	$\mu\text{A}$
		$V_{CC} = 6.0\text{ V}$	-	-	$\pm 30$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	pin PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND				
		$V_{CC} = 6.0\text{ V}$	-	-	$\pm 0.5$	$\mu\text{A}$
$R_I$	input resistance	pins SIG_IN, COMP_IN; $V_I$ at self-bias operating point; $\Delta V_I = 0.5\text{ V}$ ; see <a href="#">Figure 12</a> , <a href="#">13</a> and <a href="#">14</a>				
		$V_{CC} = 3.0\text{ V}$	-	800	-	$\text{k}\Omega$
		$V_{CC} = 4.5\text{ V}$	-	250	-	$\text{k}\Omega$
		$V_{CC} = 6.0\text{ V}$	-	150	-	$\text{k}\Omega$

**Table 5. Static characteristics 74HC4046A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
<b>VCO section; T<sub>amb</sub> = 25 °C</b>							
V <sub>IH</sub>	HIGH-level input voltage	pin INH					
		V <sub>CC</sub> = 3.0 V	2.1	1.7	-	V	
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V	
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V	
V <sub>IL</sub>	LOW-level input voltage	pin INH					
		V <sub>CC</sub> = 3.0 V	-	1.3	0.9	V	
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V	
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V	
V <sub>OH</sub>	HIGH-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 3.0 V	2.9	3.0	-	V	
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	V	
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	V	
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V	
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	V	
V <sub>OL</sub>	LOW-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 3.0 V	-	0	0.1	V	
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	V	
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	V	
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	V	
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	V	
		pins C1A, C1B; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.40	V	
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.40	V	
I <sub>I</sub>	input leakage current	pins INH, VCO_IN; V <sub>I</sub> = V <sub>CC</sub> or GND					
		V <sub>CC</sub> = 6.0 V	-	-	±0.1	μA	
R1	resistor 1	V <sub>CC</sub> = 3.0 V to 6.0 V	[1]	3	-	300 kΩ	
R2	resistor 2	V <sub>CC</sub> = 3.0 V to 6.0 V	[1]	3	-	300 kΩ	
C1	capacitor 1	V <sub>CC</sub> = 3.0 V to 6.0 V		40	-	no limit pF	
V <sub>VCO_IN</sub>	voltage on pin VCO_IN	over the range specified for R1; for linearity see <a href="#">Figure 22</a> and <a href="#">23</a>					
		V <sub>CC</sub> = 3.0 V	1.1	-	1.9	V	
		V <sub>CC</sub> = 4.5 V	1.1	-	3.4	V	
		V <sub>CC</sub> = 6.0 V	1.1	-	4.9	V	

**Table 5. Static characteristics 74HC4046A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Demodulator section; <math>T_{amb} = 25\text{ °C}</math></b>						
$R_s$	series resistance	at $R_s > 300\text{ k}\Omega$ , the leakage current can influence $V_{DEM\_OUT}$ $V_{CC} = 3.0\text{ V to }6.0\text{ V}$	50	-	300	$\text{k}\Omega$
$V_{offset}$	offset voltage	VCO_IN to $V_{DEM\_OUT}$ ; $V_I = V_{VCO\_IN} = 0.5V_{CC}$ ; values taken over $R_s$ range; see <a href="#">Figure 15</a>				
		$V_{CC} = 3.0\text{ V}$	-	$\pm 30$	-	mV
		$V_{CC} = 4.5\text{ V}$	-	$\pm 20$	-	mV
		$V_{CC} = 6.0\text{ V}$	-	$\pm 10$	-	mV
$R_{dyn}$	dynamic resistance	DEM_OUT; $V_{DEM\_OUT} = 0.5V_{CC}$				
		$V_{CC} = 3.0\text{ V to }6.0\text{ V}$	-	25	-	$\Omega$
<b>General; <math>T_{amb} = 25\text{ °C}</math></b>						
$I_{CC}$	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded				
		$V_{CC} = 6.0\text{ V}$	-	-	8.0	$\mu\text{A}$
$C_I$	input capacitance	pin INH	-	3.5	-	pF
<b>Phase comparator section; <math>T_{amb} = -40\text{ °C to }+85\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5\text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0\text{ V}$	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5\text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0\text{ V}$	-	-	1.8	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	1.9	-	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	-	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	5.9	-	-	V
		$I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	3.84	-	-	V
		$I_O = -5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	5.34	-	-	V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	-	-	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	-	-	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.33	V
		$I_O = 5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	-	-	0.33	V



**Table 5. Static characteristics 74HC406A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>I</sub>	input leakage current	pins SIG_IN, COMP_IN; V <sub>I</sub> = V <sub>CC</sub> or GND				
		V <sub>CC</sub> = 2.0 V	-	-	±4	μA
		V <sub>CC</sub> = 3.0 V	-	-	±9	μA
		V <sub>CC</sub> = 4.5 V	-	-	±23	μA
I <sub>OZ</sub>	OFF-state output current	pin PC2_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND				
		V <sub>CC</sub> = 6.0 V	-	-	±5	μA
		<b>VCO section; T<sub>amb</sub> = -40 °C to +85 °C</b>				
V <sub>IH</sub>	HIGH-level input voltage	pin INH				
		V <sub>CC</sub> = 3.0 V	2.1	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
V <sub>IL</sub>	LOW-level input voltage	pin INH				
		V <sub>CC</sub> = 3.0 V	-	-	0.9	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
V <sub>OH</sub>	HIGH-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 3.0 V	2.9	-	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	-	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
V <sub>OL</sub>	LOW-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 3.0 V	-	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.33	V
		pins C1A, C1B; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.47	V
I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.47	V		
I <sub>I</sub>	input leakage current	pins INH, VCO_IN; V <sub>I</sub> = V <sub>CC</sub> or GND				
		V <sub>CC</sub> = 6.0 V	-	-	±1	μA
<b>General; T<sub>amb</sub> = -40 °C to +85 °C</b>						
I <sub>CC</sub>	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at V <sub>CC</sub> ; pin VCO_IN at GND; I <sub>I</sub> at pins COMP_IN and SIGN_IN to be excluded				
		V <sub>CC</sub> = 6.0 V	-	-	80.0	μA

**Table 5. Static characteristics 74HC406A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Phase comparator section; <math>T_{amb} = -40\text{ °C to }+125\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5\text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0\text{ V}$	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled				
		$V_{CC} = 2.0\text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5\text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0\text{ V}$	-	-	1.8	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	1.9	-	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	-	-	V
		$I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	5.9	-	-	V
		$I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	3.7	-	-	V
		$I_O = -5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	5.2	-	-	V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 2.0\text{ V}$	-	-	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.1	V
		$I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 6.0\text{ V}$	-	-	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.4	V
		$I_O = 5.2\text{ mA}$ ; $V_{CC} = 6.0\text{ V}$	-	-	0.4	V
$I_I$	input leakage current	pins SIG_IN, COMP_IN; $V_I = V_{CC}$ or GND				
		$V_{CC} = 2.0\text{ V}$	-	-	$\pm 5$	$\mu\text{A}$
		$V_{CC} = 3.0\text{ V}$	-	-	$\pm 11$	$\mu\text{A}$
		$V_{CC} = 4.5\text{ V}$	-	-	$\pm 27$	$\mu\text{A}$
		$V_{CC} = 6.0\text{ V}$	-	-	$\pm 45$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	pin PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND				
		$V_{CC} = 6.0\text{ V}$	-	-	$\pm 10$	$\mu\text{A}$
<b>VCO section; <math>T_{amb} = -40\text{ °C to }+125\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pin INH				
		$V_{CC} = 3.0\text{ V}$	2.1	-	-	V
		$V_{CC} = 4.5\text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0\text{ V}$	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	pin INH				
		$V_{CC} = 3.0\text{ V}$	-	-	0.9	V
		$V_{CC} = 4.5\text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0\text{ V}$	-	-	1.8	V

**Table 5. Static characteristics 74HC4046A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 3.0 V	2.9	-	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	-	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	pin VCO_OUT; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 3.0 V	-	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.4	V
		pins C1A, C1B; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.54	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.54	V
I <sub>I</sub>	input leakage current	pins INH, VCO_IN; V <sub>I</sub> = V <sub>CC</sub> or GND				
		V <sub>CC</sub> = 6.0 V	-	-	±1	μA
<b>General; T<sub>amb</sub> = -40 °C to +125 °C</b>						
I <sub>CC</sub>	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at V <sub>CC</sub> ; pin VCO_IN at GND; I <sub>I</sub> at pins COMP_IN and SIGN_IN to be excluded				
		V <sub>CC</sub> = 6.0 V	-	-	160.0	μA

[1] The parallel value of R1 and R2 should be more than 2.7 kΩ. Optimum performance is achieved when R1 and/ or R2 are/is &gt; 10 kΩ.

## 11.2 Static characteristics 74HCT406A

Table 6. Static characteristics 74HCT406A

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Phase comparator section; <math>T_{amb} = 25\text{ }^{\circ}\text{C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	3.15	2.4	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	-	2.1	1.35	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	4.5	-	V
		$I_O = -4\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	3.98	4.32	-	V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	0	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	0.15	0.26	V
$I_I$	input leakage current	pins SIG_IN, COMP_IN; $V_I = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 30$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	pin PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 0.5$	$\mu\text{A}$
$R_I$	input resistance	pins SIG_IN, COMP_IN; $V_I$ at self-bias operating point; $\Delta V_I = 0.5\text{ V}$ ; see <a href="#">Figure 12</a> , <a href="#">13</a> and <a href="#">14</a> $V_{CC} = 4.5\text{ V}$	-	250	-	$\text{k}\Omega$
<b>VCO section; <math>T_{amb} = 25\text{ }^{\circ}\text{C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pin INH $V_{CC} = 4.5\text{ V to } 5.5\text{ V}$	2.0	1.6	-	V
$V_{IL}$	LOW-level input voltage	pin INH $V_{CC} = 4.5\text{ V to } 5.5\text{ V}$	-	1.2	0.8	V
$V_{OH}$	HIGH-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	4.5	-	V
		$I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	3.98	4.32	-	V
$V_{OL}$	LOW-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	0	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	0.15	0.26	V
		pins C1A, C1B; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.40	V
$I_I$	input leakage current	pins INH, VCO_IN; $V_{CC} = 5.5\text{ V}$ ; $V_I = V_{CC}$ or GND	-	-	$\pm 0.1$	$\mu\text{A}$
R1	resistor 1	$V_{CC} = 4.5\text{ V}$ <a href="#">[1]</a>	3	-	300	$\text{k}\Omega$
R2	resistor 2	$V_{CC} = 4.5\text{ V}$ <a href="#">[1]</a>	3	-	300	$\text{k}\Omega$
C1	capacitor 1	$V_{CC} = 4.5\text{ V}$	40	-	no limit	pF
$V_{VCO\_IN}$	voltage on pin VCO_IN	over the range specified for R1; for linearity see <a href="#">Figure 22</a> and <a href="#">23</a>				
		$V_{CC} = 4.5\text{ V}$	1.1	-	3.4	V

**Table 6. Static characteristics 74HCT406A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Demodulator section; <math>T_{amb} = 25\text{ °C}</math></b>						
$R_s$	series resistance	at $R_s > 300\text{ k}\Omega$ , the leakage current can influence $V_{DEM\_OUT}$ $V_{CC} = 4.5\text{ V}$	50	-	300	$\text{k}\Omega$
$V_{offset}$	offset voltage	$V_{CO\_IN}$ to $V_{DEM\_OUT}$ ; $V_I = V_{VCO\_IN} = 0.5V_{CC}$ ; values taken over $R_s$ range; see <a href="#">Figure 15</a> $V_{CC} = 4.5\text{ V}$	-	$\pm 20$	-	mV
$R_{dyn}$	dynamic resistance	$DEM\_OUT$ ; $V_{DEM\_OUT} = 0.5V_{CC}$ $V_{CC} = 4.5\text{ V}$	-	25	-	$\Omega$
<b>General; <math>T_{amb} = 25\text{ °C}</math></b>						
$I_{CC}$	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 6\text{ V}$	-	-	8.0	$\mu\text{A}$
$\Delta I_{CC}$	additional supply current	pin INH; $V_I = V_{CC} - 2.1\text{ V}$ ; pins COMP_IN and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 4.5\text{ V to } 5.5\text{ V}$	-	100	360	$\mu\text{A}$
$C_I$	input capacitance	pin INH	-	3.5	-	pF
<b>Phase comparator section; <math>T_{amb} = -40\text{ °C to } +85\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	3.15	-	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	-	-	1.35	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$ $I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	4.4 3.84	-	-	V V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$ $I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	- -	-	0.1 0.33	V V
$I_I$	input leakage current	pins SIG_IN, COMP_IN; $V_I = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 38$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	pin PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 5$	$\mu\text{A}$

**Table 6. Static characteristics 74HCT406A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>VCO section; <math>T_{amb} = -40\text{ °C to }+85\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pin INH $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	pin INH $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}; V_{CC} = 4.5\text{ V}$	4.4	-	-	V
		$I_O = -4\text{ mA}; V_{CC} = 4.5\text{ V}$	3.84	-	-	V
$V_{OL}$	LOW-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}; V_{CC} = 4.5\text{ V}$	-	-	0.1	V
		$I_O = 4\text{ mA}; V_{CC} = 4.5\text{ V}$	-	-	0.33	V
		pins C1A, C1B; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 4\text{ mA}; V_{CC} = 4.5\text{ V}$	-	-	0.47	V
$I_I$	input leakage current	pins INH, VCO_IN; $V_I = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 1$	$\mu\text{A}$
<b>General; <math>T_{amb} = -40\text{ °C to }+85\text{ °C}</math></b>						
$I_{CC}$	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 6\text{ V}$	-	-	80.0	$\mu\text{A}$
$\Delta I_{CC}$	additional supply current	pin INH; $V_I = V_{CC} - 2.1\text{ V}$ ; pins COMP_IN and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-	-	450	$\mu\text{A}$
<b>Phase comparator section; <math>T_{amb} = -40\text{ °C to }+125\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	3.15	-	-	V
$V_{IL}$	LOW-level input voltage	pins SIG_IN, COMP_IN; DC coupled $V_{CC} = 4.5\text{ V}$	-	-	1.35	V
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}; V_{CC} = 4.5\text{ V}$	4.4	-	-	V
		$I_O = -4\text{ mA}; V_{CC} = 4.5\text{ V}$	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	pins PCP_OUT, PCn_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}; V_{CC} = 4.5\text{ V}$	-	-	0.1	V
		$I_O = 4\text{ mA}; V_{CC} = 4.5\text{ V}$	-	-	0.4	V
$I_I$	input leakage current	pins SIG_IN, COMP_IN; $V_I = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 45$	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	pin PC2_OUT; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 10$	$\mu\text{A}$


**Table 6. Static characteristics 74HCT4046A**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>VCO section; <math>T_{amb} = -40\text{ °C}</math> to <math>+125\text{ °C}</math></b>						
$V_{IH}$	HIGH-level input voltage	pin INH $V_{CC} = 4.5\text{ V}$ to $5.5\text{ V}$	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	pin INH $V_{CC} = 4.5\text{ V}$ to $5.5\text{ V}$	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = -20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	4.4	-	-	V
		$I_O = -4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	pin VCO_OUT; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 20\text{ }\mu\text{A}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.1	V
		$I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.4	V
		pins C1A, C1B; $V_I = V_{IH}$ or $V_{IL}$ $I_O = 4\text{ mA}$ ; $V_{CC} = 4.5\text{ V}$	-	-	0.54	V
$I_I$	input leakage current	pins INH, VCO_IN; $V_I = V_{CC}$ or GND $V_{CC} = 5.5\text{ V}$	-	-	$\pm 1$	$\mu\text{A}$
<b>General; <math>T_{amb} = -40\text{ °C}</math> to <math>+125\text{ °C}</math></b>						
$I_{CC}$	supply current	VCO disabled; pins COMP_IN, INH and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 6\text{ V}$	-	-	160.0	$\mu\text{A}$
$\Delta I_{CC}$	additional supply current	pin INH; $V_I = V_{CC} - 2.1\text{ V}$ ; pins COMP_IN and SIG_IN at $V_{CC}$ ; pin VCO_IN at GND; $I_I$ at pins COMP_IN and SIGN_IN to be excluded $V_{CC} = 4.5\text{ V}$ to $5.5\text{ V}$	-	-	490	$\mu\text{A}$

[1] The parallel value of R1 and R2 should be more than 2.7 k $\Omega$ . Optimum performance is achieved when R1 and/ or R2 are/is > 10 k $\Omega$ .


## 11.3 Graphs




**Fig 12. Typical input resistance curve at SIG\_IN and COMP\_IN**



**Fig 13. Input resistance at SIG\_IN, COMP\_IN with  $\Delta V_I = 0.5$  V at self-bias point**



**Fig 14. Input current at SIG\_IN, COMP\_IN with  $\Delta V_I = 0.5$  V at self-bias point**



**Fig 15. Offset voltage at demodulator output as a function of VCO\_IN and  $R_s$**



## 12. Dynamic characteristics

### 12.1 Dynamic characteristics 74HC4046A

Table 7. Dynamic characteristics 74HC4046A<sup>[1]</sup>

$GND = 0\text{ V}$ ;  $t_r = t_f = 6\text{ ns}$ ;  $C_L = 50\text{ pF}$ .

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Phase comparator section; <math>T_{amb} = 25\text{ °C}</math></b>						
$t_{pd}$	propagation delay	pins SIG_IN, COMP_IN to PC1_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	63	200	ns
		$V_{CC} = 4.5\text{ V}$	-	23	40	ns
		$V_{CC} = 6.0\text{ V}$	-	18	34	ns
		pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	96	340	ns
		$V_{CC} = 4.5\text{ V}$	-	35	68	ns
		$V_{CC} = 6.0\text{ V}$	-	28	58	ns
		pins SIG_IN, COMP_IN to PC3_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	77	270	ns
		$V_{CC} = 4.5\text{ V}$	-	28	54	ns
		$V_{CC} = 6.0\text{ V}$	-	22	46	ns
$t_{en}$	enable time	pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 17</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	83	280	ns
		$V_{CC} = 4.5\text{ V}$	-	30	56	ns
		$V_{CC} = 6.0\text{ V}$	-	24	48	ns
$t_{dis}$	disable time	pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 17</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	99	325	ns
		$V_{CC} = 4.5\text{ V}$	-	36	65	ns
		$V_{CC} = 6.0\text{ V}$	-	29	55	ns
$t_t$	transition time	see <a href="#">Figure 16</a> <sup>[1]</sup>				
		$V_{CC} = 2.0\text{ V}$	-	19	75	ns
		$V_{CC} = 4.5\text{ V}$	-	7	15	ns
		$V_{CC} = 6.0\text{ V}$	-	6	13	ns
$V_{i(p-p)}$	peak-to-peak input voltage	pins SIGN_IN, COMP_IN; AC coupled; $f_i = 1\text{ MHz}$				
		$V_{CC} = 2.0\text{ V}$	-	9	-	mV
		$V_{CC} = 3.0\text{ V}$	-	11	-	mV
		$V_{CC} = 4.5\text{ V}$	-	15	-	mV
		$V_{CC} = 6.0\text{ V}$	-	33	-	mV

Table 7. Dynamic characteristics 74HC4046A<sup>[1]</sup> ...continuedGND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>VCO section; T<sub>amb</sub> = 25 °C</b>						
f <sub>0</sub>	center frequency	V <sub>VCO_IN</sub> = 0.5V <sub>CC</sub> ; duty cycle = 50 %; R1 = 3 kΩ; R2 = ∞ Ω; C1 = 40 pF; see <a href="#">Figure 20</a> and <a href="#">Figure 21</a>				
		V <sub>CC</sub> = 3.0 V	7.0	10.0	-	MHz
		V <sub>CC</sub> = 4.5 V	11.0	17.0	-	MHz
		V <sub>CC</sub> = 5.0 V	-	19.0	-	MHz
		V <sub>CC</sub> = 6.0 V	13.0	21.0	-	MHz
Δf/f	relative frequency variation	R1 = 100 kΩ; R2 = ∞ Ω; C1 = 100 pF; see <a href="#">Figure 22</a> and <a href="#">Figure 23</a>				
		V <sub>CC</sub> = 3.0 V	-	1.0	-	%
		V <sub>CC</sub> = 4.5 V	-	0.4	-	%
		V <sub>CC</sub> = 6.0 V	-	0.3	-	%
δ	duty cycle	pin VCO_OUT; V <sub>CC</sub> = 3.0 V to 6.0 V	-	50	-	%
<b>General; T<sub>amb</sub> = 25 °C</b>						
C <sub>PD</sub>	power dissipation capacitance		<sup>[3]</sup>	-	24	- pF
<b>Phase comparator section; T<sub>amb</sub> = -40 °C to +85 °C</b>						
t <sub>pd</sub>	propagation delay	pins SIG_IN, COMP_IN to PC1_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		V <sub>CC</sub> = 2.0 V	-	-	250	ns
		V <sub>CC</sub> = 4.5 V	-	-	50	ns
		V <sub>CC</sub> = 6.0 V	-	-	43	ns
		pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		V <sub>CC</sub> = 2.0 V	-	-	425	ns
		V <sub>CC</sub> = 4.5 V	-	-	85	ns
		V <sub>CC</sub> = 6.0 V	-	-	72	ns
		pins SIG_IN, COMP_IN to PC3_OUT; see <a href="#">Figure 16</a> <sup>[1]</sup>				
		V <sub>CC</sub> = 2.0 V	-	-	340	ns
		V <sub>CC</sub> = 4.5 V	-	-	68	ns
		V <sub>CC</sub> = 6.0 V	-	-	58	ns
t <sub>en</sub>	enable time	pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 17</a> <sup>[1]</sup>				
		V <sub>CC</sub> = 2.0 V	-	-	350	ns
		V <sub>CC</sub> = 4.5 V	-	-	70	ns
		V <sub>CC</sub> = 6.0 V	-	-	60	ns
t <sub>dis</sub>	disable time	pins SIG_IN, COMP_IN to PC2_OUT; see <a href="#">Figure 17</a> <sup>[1]</sup>				
		V <sub>CC</sub> = 2.0 V	-	-	405	ns
		V <sub>CC</sub> = 4.5 V	-	-	81	ns
		V <sub>CC</sub> = 6.0 V	-	-	69	ns