

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







74HC4052; 74HCT4052

Dual 4-channel analog multiplexer/demultiplexer Rev. 10 — 19 July 2012 Pro

Product data sheet

General description 1.

The 74HC4052; 74HCT4052 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4052B. The device is specified in compliance with JEDEC standard no. 7A.

The 74HC4052; 74HCT4052 is a dual 4-channel analog multiplexer/demultiplexer with common select logic. Each multiplexer has four independent inputs/outputs (pins nY0 to nY3) and a common input/output (pin nZ). The common channel select logics include two digital select inputs (pins S0 and S1) and an active LOW enable input (pin E). When pin E = LOW, one of the four switches is selected (low-impedance ON-state) with pins S0 and S1. When pin E = HIGH, all switches are in the high-impedance OFF-state, independent of pins S0 and S1.

 V_{CC} and GND are the supply voltage pins for the digital control inputs (pins S0, S1 and \overline{E}). The V_{CC} to GND ranges are 2.0 V to 10.0 V for the 74HC4052 and 4.5 V to 5.5 V for the 74HCT4052. The analog inputs/outputs (pins nY0 to nY3 and nZ) can swing between V_{CC} as a positive limit and V_{EE} as a negative limit. $V_{CC} - V_{EE}$ may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to GND (typically ground).

Features and benefits 2.

- Wide analog input voltage range from -5 V to +5 V
- Low ON resistance:
 - 80 Ω (typical) at $V_{CC} V_{EE} = 4.5 \text{ V}$
 - 70 Ω (typical) at V_{CC} − V_{EE} = 6.0 V
 - 60 Ω (typical) at $V_{CC} V_{EE} = 9.0 \text{ V}$
- Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
- Typical 'break before make' built-in
- Complies with JEDEC standard no. 7A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



3. Applications


- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating


4. Ordering information


Table 1. Ordering information

Package							
Temperature range	Name	Description	Version				
	'		•				
–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4				
–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1				
–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
–40 °C to +125 °C	DHVQFN16	plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1				
–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4				
–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1				
–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1				
–40 °C to +125 °C	DHVQFN16	plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5\times3.5\times0.85$ mm	SOT763-1				
	Temperature range -40 °C to +125 °C -40 °C to +125 °C	Temperature range Name -40 °C to +125 °C DIP16 -40 °C to +125 °C SO16 -40 °C to +125 °C SSOP16 -40 °C to +125 °C TSSOP16 -40 °C to +125 °C DHVQFN16 -40 °C to +125 °C DIP16 -40 °C to +125 °C SO16 -40 °C to +125 °C SSOP16 -40 °C to +125 °C TSSOP16	Temperature range Name Description -40 °C to +125 °C DIP16 plastic dual in-line package; 16 leads (300 mil) -40 °C to +125 °C SO16 plastic small outline package; 16 leads; body width 3.9 mm -40 °C to +125 °C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm -40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm -40 °C to +125 °C DHVQFN16 plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm -40 °C to +125 °C DIP16 plastic dual in-line package; 16 leads (300 mil) -40 °C to +125 °C SO16 plastic small outline package; 16 leads; body width 3.9 mm -40 °C to +125 °C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm -40 °C to +125 °C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm -40 °C to +125 °C DHVQFN16 plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals;				

5. Functional diagram








6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
2Y0	1	independent input or output 2Y0
2Y2	2	independent input or output 2Y2
2Z	3	common input or output 2
2Y3	4	independent input or output 2Y3
2Y1	5	independent input or output 2Y1
Ē	6	enable input (active LOW)
V _{EE}	7	negative supply voltage
GND	8	ground (0 V)
S1	9	select logic input 1
S0	10	select logic input 0
1Y3	11	independent input or output 1Y3
1Y0	12	independent input or output 1Y0
1Z	13	common input or output 1
1Y1	14	independent input or output 1Y1
1Y2	15	independent input or output 1Y2
V _{CC}	16	positive supply voltage

7. Functional description

7.1 Function table

Table 3. Function table[1]

Input			Channel on
E	S1	S0	
L	L	L	nY0 and nZ
L	L	Н	nY1 and nZ
L	Н	L	nY2 and nZ
L	Н	Н	nY3 and nZ
Н	Χ	Х	none

^[1] H = HIGH voltage level;

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{EE} = GND$ (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		<u>[1]</u> –0.5	+11.0	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{SK}	switch clamping current	$V_{SW} < -0.5 \ V$ or $V_{SW} > V_{CC} + 0.5 \ V$	-	±20	mA
I _{SW}	switch current	$-0.5 \text{ V} < \text{V}_{\text{SW}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{EE}	supply current		-	±20	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	DIP16 package	<u>[2]</u> _	750	mW
		SO16, (T)SSOP16, and DHVQFN16 package	[3] _	500	mW
Р	power dissipation	per switch	-	100	mW

^[1] To avoid drawing V_{CC} current out of pins nZ, when switch current flows in pins nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into pins nZ, no V_{CC} current will flow out of pins nYn. In this case there is no limit for the voltage drop across the switch, but the voltages at pins nYn and nZ may not exceed V_{CC} or V_{EE}.

L = LOW voltage level;

X = don't care.

^[2] For DIP16 packages: above 70 $^{\circ}$ C the value of P_{tot} derates linearly with 12 mW/K.

^[3] For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For SSOP16 and TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
For DHVQFN16 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	7	74HC405	52	74	4HCT40	52	Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage	see <u>Figure 7</u> and <u>Figure 8</u>							
		V _{CC} – GND	2.0	5.0	10.0	4.5	5.0	5.5	V
		$V_{CC} - V_{EE}$	2.0	5.0	10.0	2.0	5.0	10.0	V
VI	input voltage		GND	-	V_{CC}	GND	-	V_{CC}	V
V_{SW}	switch voltage		V_{EE}	-	V_{CC}	V_{EE}	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
	rate	$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V
		$V_{CC} = 10.0 \text{ V}$	-	-	31	-	-	-	ns/V




Fig 7. Guaranteed operating area as a function of the supply voltages for 74HC4052




Fig 8. Guaranteed operating area as a function of the supply voltages for 74HCT4052

10. Static characteristics

R_{ON} resistance per switch for 74HC4052 and 74HCT4052 Table 6.

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see <u>Figure 9</u>.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

For 74HC4052: V_{CC} – GND or V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4052: V_{CC} – GND = 4.5 V and 5.5 V, V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -	40 °C to +85 °C[1]					
R _{ON(peak)}	ON resistance (peak)	$V_{is} = V_{CC}$ to V_{EE}				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] _	-	-	Ω
		V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	100	225	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	90	200	Ω
		V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA	-	70	165	Ω
R _{ON(rail)}	ON resistance (rail)	$V_{is} = V_{EE}$				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] -	150	-	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$	-	80	175	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	70	150	Ω
		V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA	-	60	130	Ω
		$V_{is} = V_{CC}$				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] -	150	-	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$	-	90	200	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	80	175	Ω
		V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA	-	65	150	Ω
ΔR_{ON}	ON resistance mismatch	$V_{is} = V_{CC}$ to V_{EE}				
	between channels	$V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$	[2] -	-	-	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	9	-	Ω
		$V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	8	-	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	6	-	Ω
T _{amb} = -	40 °C to +125 °C					
R _{ON(peak)}	ON resistance (peak)	$V_{is} = V_{CC}$ to V_{EE}				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] _	-	-	Ω
		V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	270	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	240	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$	-	-	195	Ω

R_{ON} resistance per switch for 74HC4052 and 74HCT4052 ...continued

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see <u>Figure 9</u>.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

For 74HC4052: V_{CC} – GND or V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.


For 74HCT4052: V_{CC} – GND = 4.5 V and 5.5 V, V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{ON(rail)} ON r	ON resistance (rail)	$V_{is} = V_{EE}$				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] _	-	-	Ω
		V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	210	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	180	Ω
		V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA	-	-	160	Ω
		$V_{is} = V_{CC}$				
		V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA	[2] _	-	-	Ω
		V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	240	Ω
		V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA	-	-	210	Ω
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$	-	-	180	Ω

[1] All typical values are measured at $T_{amb} = 25$ °C.

Test circuit for measuring R_{ON}

When supply voltages $(V_{CC} - V_{EE})$ near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals.





 $V_{is} = 0 V \text{ to } (V_{CC} - V_{EE}).$

- (3) $V_{CC} = 9 V$

Fig 10. Typical R_{ON} as a function of input voltage V_{is}

Fig 9.

Table 7. Static characteristics for 74HC4052

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input. V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -4	0 °C to +85 °C[1]					
V _{IH}	HIGH-level input	V _{CC} = 2.0 V	1.5	1.2	-	V
	voltage	V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
		V _{CC} = 9.0 V	6.3	4.7	-	V
V _{IL}	LOW-level input	V _{CC} = 2.0 V	-	8.0	0.5	V
	voltage	V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	٧
		V _{CC} = 9.0 V	-	4.3	2.7	V
l _l	input leakage current	$V_{EE} = 0 \text{ V}; V_{I} = V_{CC} \text{ or GND}$				
		V _{CC} = 6.0 V	-	-	±1.0	μΑ
		V _{CC} = 10.0 V	-	-	±2.0	μΑ
I _{S(OFF)}	OFF-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11				
		per channel	-	-	±1.0	μΑ
		all channels	-	-	±2.0	μΑ
I _{S(ON)}	ON-state leakage current	$V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0$ V; $V_{EE} = 0$ V; see Figure 12	-	-	±2.0	μΑ
I _{CC}	supply current	V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE}				
		V _{CC} = 6.0 V	-	-	80.0	μΑ
		V _{CC} = 10.0 V	-	-	160.0	μΑ
Cı	input capacitance		-	3.5	-	pF
C _{sw}	switch capacitance	independent pins nYn	-	5	-	pF
		common pins nZ	-	12	-	pF
$T_{amb} = -4$	0 °C to +125 °C					
V _{IH}	HIGH-level input	V _{CC} = 2.0 V	1.5	-	-	V
	voltage	V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
		V _{CC} = 9.0 V	6.3	-	-	V
V _{IL}	LOW-level input	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
	voltage	V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
		V _{CC} = 9.0 V	-	-	2.7	V
l _l	input leakage current	$V_{EE} = 0 \text{ V}; V_{I} = V_{CC} \text{ or GND}$				
		$V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
		V _{CC} = 10.0 V	-	-	±2.0	μ A

Table 7. Static characteristics for 74HC4052 ...continued

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$I_{S(OFF)}$	OFF-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see <u>Figure 11</u>				
		per channel	-	-	±1.0	μΑ
		all channels	-	-	±2.0	μΑ
I _{S(ON)}	ON-state leakage current	$V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0$ V; $V_{EE} = 0$ V; see Figure 12	-	-	±2.0	μΑ
Icc	supply current	V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE}				
		V _{CC} = 6.0 V	-	-	160.0	μΑ
		V _{CC} = 10.0 V	-	-	320.0	μΑ

^[1] All typical values are measured at T_{amb} = 25 °C.

Table 8. Static characteristics for 74HCT4052

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -40$	0 °C to +85 °C[1]					
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	0.8	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$; $V_{EE} = 0 \text{ V}$	-	-	±1.0	μΑ
I _{S(OFF)} OFF-sta current	OFF-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11				
		per channel	-	-	±1.0	μΑ
		all channels	-	-	±2.0	μΑ
I _{S(ON)}	ON-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 12	-	-	±2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE}				
		$V_{CC} = 5.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	80.0	μΑ
		$V_{CC} = 5.0 \text{ V}; V_{EE} = -5.0 \text{ V}$	-	-	160.0	μΑ
ΔI_{CC}	additional supply current	per input; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{EE} = 0 \text{ V}$	-	45	202.5	μА
Cı	input capacitance		-	3.5	-	pF
C _{sw}	switch capacitance	independent pins nYn	-	5	-	pF
		common pins nZ	-	12	-	pF
T _{amb} = -4	0 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V

Table 8. Static characteristics for 74HCT4052 ...continued


Voltages are referenced to GND (ground = 0 V).


 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

Vos is the output voltage at pins nZ or nYn, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	V
II	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$; $V_{EE} = 0 \text{ V}$	-	-	±1.0	μΑ
I _{S(OFF)}	OFF-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11				
		per channel	-	-	±1.0	μΑ
		all channels	-	-	±2.0	μΑ
I _{S(ON)}	ON-state leakage current	V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 12	-	-	±2.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE}				
		$V_{CC} = 5.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	160.0	μΑ
		$V_{CC} = 5.0 \text{ V}; V_{EE} = -5.0 \text{ V}$	-	-	320.0	μΑ
ΔI_{CC}	additional supply current	per input; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{EE} = 0 \text{ V}$	-	-	220.5	μА

[1] All typical values are measured at T_{amb} = 25 °C.





11. Dynamic characteristics

Table 9. Dynamic characteristics for 74HC4052

GND = 0 V; $t_f = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; for test circuit see Figure 15.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -4$	0 °C to +85 °C[1]					
t _{pd}	propagation delay	V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13	[2]			
		$V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	14	75	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	5	15	ns
		$V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	4	13	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	4	10	ns
t _{on}	turn-on time	$\overline{E},SntoV_os;R_L=\infty\Omega;see\underline{Figure14}$	[3]			
		V _{CC} = 2.0 V; V _{EE} = 0 V	-	105	405	ns
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	38	81	ns
		$V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$	-	28	-	ns
		V _{CC} = 6.0 V; V _{EE} = 0 V	-	30	69	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	26	58	ns
t _{off}	turn-off time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14	<u>[4]</u>			
		V _{CC} = 2.0 V; V _{EE} = 0 V	-	74	315	ns
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	27	63	ns
		$V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$	-	21	-	ns
		$V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	22	54	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	22	48	ns
C_{PD}	power dissipation capacitance	per switch; $V_I = GND$ to V_{CC}	<u>[5]</u> _	57	-	pF
$T_{amb} = -4$	0 °C to +125 °C					
t _{pd}	propagation delay	V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13	[2]			
		$V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	90	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	18	ns
		$V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	15	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	12	ns
t _{on}	turn-on time	\overline{E} , Sn to V_{os} ; $R_{L} = \infty \ \Omega$; see Figure 14	[3]			
		$V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	490	ns
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	-	98	ns
		V _{CC} = 6.0 V; V _{EE} = 0 V	-	-	83	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	69	ns

Table 9. Dynamic characteristics for 74HC4052 ...continued

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF;$ for test circuit see <u>Figure 15</u>.

V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t_{off}	turn-off time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see $\underline{Figure 14}$	<u>[4]</u>			
		$V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	375	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	75	ns
		$V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$	-	-	64	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	57	ns

- [1] All typical values are measured at $T_{amb} = 25$ °C.
- [2] t_{od} is the same as t_{PHL} and t_{PLH} .
- [3] ton is the same as tPZH and tPZL.
- [4] t_{off} is the same as t_{PHZ} and t_{PLZ} .
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma \{(C_L + C_{sw}) \times V_{CC}{}^2 \times f_o\} \text{ where: }$

 f_i = input frequency in MHz;

fo = output frequency in MHz;

N = number of inputs switching;

 $\Sigma\{(C_L + C_{sw}) \times V_{CC}^2 \times f_0\} = \text{sum of outputs};$

C_L = output load capacitance in pF;

C_{sw} = switch capacitance in pF;

 V_{CC} = supply voltage in V.

Table 10. Dynamic characteristics for 74HCT4052

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF;$ for test circuit see Figure 15.

*V*_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -4$	0 °C to +85 °C[1]					
t _{pd}	propagation delay	V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13	<u>[2]</u>			
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	5	15	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	4	10	ns
t _{on}	turn-on time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14	<u>[3]</u>			
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	41	88	ns
		$V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$	-	18	-	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	28	60	ns
t _{off}	turn-off time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14	<u>[4]</u>			
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	26	63	ns
		$V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$	-	13	-	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	21	48	ns
C_{PD}	power dissipation capacitance	per switch; $V_I = GND$ to $V_{CC} - 1.5 V$	<u>[5]</u> _	57	-	pF

Table 10. Dynamic characteristics for 74HCT4052 ...continued

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF;$ for test circuit see Figure 15.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = -4$	0 °C to +125 °C					
t _{pd}	propagation delay	V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13	[2]			
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	-	18	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	12	ns
t _{on}	turn-on time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14	[3]			
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	-	105	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	72	ns
t _{off}	turn-off time	\overline{E} , Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14	[4]			
		V _{CC} = 4.5 V; V _{EE} = 0 V	-	-	75	ns
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	-	57	ns

- [1] All typical values are measured at $T_{amb} = 25$ °C.
- [2] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [3] t_{on} is the same as t_{PZH} and t_{PZL} .
- [4] t_{off} is the same as t_{PHZ} and t_{PLZ} .
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma \{(C_L + C_{sw}) \times V_{CC}{}^2 \times f_o\} \text{ where: }$$

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;


N = number of inputs switching;


 $\Sigma\{(C_L + C_{sw}) \times V_{CC}^2 \times f_0\} = \text{sum of outputs};$

C_L = output load capacitance in pF;

C_{sw} = switch capacitance in pF;

 V_{CC} = supply voltage in V.








Table 11. Test data

Test	Input				Load		S1 position
	VI	V _{is}	t _r , t _f		CL	RL	
			at f _{max}	other[1]			
t _{PHL} , t _{PLH}	[2]	pulse	< 2 ns	6 ns	50 pF	1 kΩ	open
t _{PZH} , t _{PHZ}	[2]	V_{CC}	< 2 ns	6 ns	50 pF	1 kΩ	V_{EE}
t _{PZL} , t _{PLZ}	[2]	V_{EE}	< 2 ns	6 ns	50 pF	1 kΩ	V_{CC}

^[1] $t_r = t_f = 6$ ns; when measuring f_{max} , there is no constraint to t_r and t_f with 50 % duty factor.

a) For 74HC4052: $V_1 = V_{CC}$

b) For 74HCT4052: $V_1 = 3 V$

12. Additional dynamic characteristics

Table 12. Additional dynamic characteristics

Recommended conditions and typical values; $GND = 0 \ V$; $T_{amb} = 25 \ ^{\circ}C$; $C_L = 50 \ pF$. V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input. V_{os} is the output voltage at pins nYn or nZ, whichever is assigned as an output.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
d _{sin}	sine-wave distortion	$f_i = 1 \text{ kHz}$; $R_L = 10 \text{ k}\Omega$; see Figure 16				
		$V_{is} = 4.0 \text{ V (p-p)}; V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$	-	0.04	-	%
		$V_{is} = 8.0 \text{ V (p-p)}; V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	0.02	-	%
		$f_i = 10 \text{ kHz}$; $R_L = 10 \text{ k}\Omega$; see Figure 16				
		$V_{is} = 4.0 \text{ V (p-p)}; V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$	-	0.12	-	%
		$V_{is} = 8.0 \text{ V (p-p)}; V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	0.06	-	%
α_{iso}	isolation (OFF-state)	$R_L = 600 \Omega$; $f_i = 1 MHz$; see Figure 17				
		$V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$	[1] -	-50	-	dB
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	[1] -	-50	-	dB
Xtalk	crosstalk	between two switches/multiplexers; $R_L = 600 \Omega$; $f_i = 1 MHz$; see Figure 18				
		$V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$	<u>[1]</u> -	-60	-	dB
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	<u>[1]</u> -	-60	-	dB
V _{ct}	crosstalk voltage	peak-to-peak value; between control and any switch; $R_L = 600~\Omega$; $f_i = 1~MHz$; \overline{E} or Sn square wave between V_{CC} and GND; $t_r = t_f = 6~ns$; see Figure 19				
		$V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$	-	110	-	mV
		$V_{GC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	-	220	-	mV
f _(-3dB)	-3 dB frequency response	$R_L = 50 \Omega$; see Figure 20				
		$V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$	[2] _	170	-	MHz
		$V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$	[2] _	180	-	MHz

^[1] Adjust input voltage V_{is} to 0 dBm level (0 dBm = 1 mW into 600 Ω).

^[2] V_I values:

^[2] Adjust input voltage V_{is} to 0 dBm level at V_{os} for 1 MHz (0 dBm = 1 mW into 50 Ω).






Fig 16. Test circuit for measuring sine-wave distortion




 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = –4.5 V; R_L = 600 $\Omega;$ R_S = 1 k $\Omega.$


a. Test circuit




b. Isolation (OFF-state) as a function of frequency

Fig 17. Test circuit for measuring isolation (OFF-state)








 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = –4.5 V; R_L = 50 $\Omega;$ R_S = 1 k $\Omega.$

a. Test circuit




b. Typical frequency response

Fig 20. Test circuit for frequency response

13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19


Fig 21. Package outline SOT109-1 (SO16)

74HC_HCT4052

All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			99-12-27 03-02-19

Fig 22. Package outline SOT338-1 (SSOP16)

74HC_HCT4052

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UN	IT A	х.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mı	n 4.	2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inch	es 0.1	7	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT38-4					95-01-14 03-02-13

Fig 23. Package outline SOT38-4 (DIP16)

74HC_HCT4052

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E (2)	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

JEDEC	1-1-4	PROJEC	ISSUE DATE
ULDLU	JEITA	PROJEC	TION
MO-153			99 -12-27 03-02-18
	MO-153	MO-153	MO-153

Fig 24. Package outline SOT403-1 (TSSOP16)

74HC_HCT4052

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 25. Package outline SOT763-1 (DHVQFN16)

74HC_HCT4052 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.