imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Product data sheet

1 General description

The 74HC5555 is a precision programmable delay timer which consist of:

- · 24-stage binary counter
- integrated oscillator (using external timing components)
- retriggerable/non-retriggerable monostable
- automatic power-ON reset
- output control logic
- oscillator control logic
- overriding asynchronous master reset (MR).

The 74HC5555 inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of $V_{CC}.$

2 Features and benefits

- Supply voltage range from 2.0 V to 6.0 V
- CMOS input levels
- · Positive and negative edge triggered
- Retriggerable or non-retriggerable
- Programmable delay:
 - minimum: 100 ns
 - maximum: depends on input frequency and division ratio
- Divide-by range of 2 to 2²⁴
- Direct reset terminates output pulse
- · Very low power consumption in triggered start mode
- 3 oscillator operating modes:
 - RC oscillator
 - Crystal oscillator
 - External oscillator
- Device is unaffected by variations in temperature and V_{CC} when using an external oscillator
- Automatic power-ON reset
- · Schmitt trigger action on both trigger inputs
- Direct drive for a power transistor
- · High precision due to digital timing
- Complies with JEDEC standard no. 7 A
- ESD protection:
 - HBM EIA/JESD22-A114A exceeds 2000 V
 - MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

ne<mark>x</mark>peria


3 Applications

- Motor control
- · Delay circuits
- Precision timing
- Domestic appliances

4 Ordering information


Table 1. Ordering	Table 1. Ordering information										
Type number Package											
	Temperature range	Name	Description	Version							
74HC5555D	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1							


5 Functional diagram



74HC5555

Programmable delay timer with oscillator






74HC5555

© Nexperia B.V. 2018. All rights reserved.

6 **Pinning information**

6.1 Pinning



6.2 Pin description

Symbol	Pin	Description
RS	1	clock input/oscillator pin
RTC	2	external resistor connection
CTC	3	external capacitor connection
A	4	trigger input (positive-edge triggered)
B	5	trigger input (negative-edge triggered)
RTR/RTR	6	retriggerable/non-retriggerable input (active HIGH/active LOW)
Q	7	pulse output (active LOW)
GND	8	ground (0 V)
Q	9	pulse output (active HIGH)
S0, S1, S2, S3	10, 11, 12, 13	programmable input
OSC CON	14	oscillator control
MR	15	master reset input (active HIGH)
V _{CC}	16	supply voltage

74HC5555 Product data sheet

7 Functional description

The oscillator configuration allows the design of RC or crystal oscillator circuits. The device can operate from an external clock signal applied to the RS input (RTC and CTC must not be connected). The oscillator frequency is determined by the external timing components (RT and CT), within the frequency range 1 Hz to 4 MHz (32 kHz to 20 MHz with crystal oscillator).

The counter divides the frequency to obtain a long pulse duration. The 24-stage is digitally programmed via the select inputs (S0 to S3). Pin S3 can also be used to select the test mode, which is a convenient way of functionally testing the counter. See <u>Section 7.1</u>

The 74HC5555 is triggered on either the positive-edge, negative-edge or both.

- Trigger pulse applied to input A for positive-edge triggering
- Trigger pulse applied to input B for negative-edge triggering
- Trigger pulse applied to inputs A and \overline{B} (tied together) for both positive-edge and negative triggering.

The Schmitt trigger action in the trigger inputs, transforms slowly changing input signals into sharply defined jitter-free output signals and provides the circuit with excellent noise immunity.

The OSC CON input is used to select the oscillator mode, either continuously running (OSC CON = HIGH) or triggered start mode (OSC CON = LOW). The continuously running mode is selected where a start-up delay is an undesirable feature and the triggered start mode is selected where very low power consumption is the primary concern.

The start of the programmed time delay occurs when output Q goes HIGH (in the triggered start mode, the previously disabled oscillator will start-up). After the programmed time delay, the flip-flop stages are reset and the output returns to its original state.

An internal power-on reset is used to reset all flip-flop stages.

The output pulse can be terminated by the asynchronous overriding master reset (MR), this results in all flip-flop stages being reset. The output signal is capable of driving a power transistor. The output time delay is calculated using the following formula (minimum time delay is 100 ns):

 $\frac{1}{f_i}$ x division ratio (s)

Once triggered, the output width may be extended by retriggering the gated, active HIGH-going input A or the active LOW-going input B. By repeating this process, the output pulse period (Q = HIGH, \overline{Q} = LOW) can be made as long as desired. This mode is selected by RTR/RTR = HIGH. A LOW on RTR/RTR makes, once triggered, the outputs (Q, \overline{Q}) independent of further transitions of inputs A and B.

74HC5555

74HC5555

Programmable delay timer with oscillator

Table 3. Fu	inction table	•						
inputs ^[1]			outputs					
MR	Α	B	Q <u>Q</u>					
Н	Х	Х	L	Н				
L	1	х	one HIGH level output pulse	one LOW level output pulse				
L	Х	\downarrow	one HIGH level output pulse	one LOW level output pulse				

[1] H = HIGH voltage level

L = LOW voltage level

X = don't care

 \uparrow = LOW-to-HIGH transition

 \downarrow = HIGH-to-LOW transition.

7.1 Test mode


Set S3 to a logic LOW level, this will divide the 24 stage counter into three, parallel clocking, 8-stage counters. Set S0, S1 and S2 to a logic HIGH level, this programs the counter to divide-by 2^8 (256). Apply a trigger pulse and clock in 255 pulses, this sets all flip-flop stages to a logic HIGH level. Set S3 to a logic HIGH level, this causes the counter to divide-by 2^{24} . Clock one more pulse into the RS input, this causes a logic 0 to ripple through the counter and output Q/\overline{Q} goes from HIGH-to-LOW level. This method of testing the delay counter is faster than clocking in 2^{24} (16 777 216) clock pulses.

7.2 Delay time selection

Select	inputs ^[1]			output Q/Q (frequen	cy dividing)
S3	S2	S1	S0	binary	decimal
L	L	L	L	2 ¹	2
L	L	L	Н	2 ²	4
L	L	Н	L	2 ³	8
L	L	Н	Н	2 ⁴	16
L	Н	L	L	2 ⁵	32
L	Н	L	Н	2 ⁶	64
L	Н	Н	L	2 ⁷	128
L	Н	Н	Н	2 ⁸	256
-	-	-	-	-	-
Н	L	L	L	2 ¹⁷	131072
Н	L	L	Н	2 ¹⁸	262144
Н	L	Н	L	2 ¹⁹	524288
Н	L	Н	Н	2 ²⁰	1048576
Н	Н	L	L	2 ²¹	2097152
Н	Н	L	Н	2 ²²	4194304
Н	Н	Н	L	2 ²³	8388608
Н	Н	Н	Н	2 ²⁴	16777216

[1] H = HIGH voltage level

L = LOW voltage level



74HC5555 Product data sheet

8 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _O	output current	$-0.5 V < V_{O} < V_{CC} + 0.5 V$	-	±35	mA
I _{CC}	supply current		-	70	mA
I _{GND}	ground current		-70	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	SO16	[1] -	500	mW

[1] P_{tot} derates linearly with 8 mW/K above 70 °C.

9 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	ns/V
		V _{CC} = 4.5 V	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	ns/V
T _{amb}	ambient temperature		-40	-	+125	°C

10 Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions				T _{amb} (°C)				Unit
				+25		-40 t	o +85	-40 to +125		
			Min	Тур	Max	Min	Мах	Min	Мах	
V _{IH}	HIGH-level input	A, B, S0, S1, S2, S3, OSC CON, MR and RTR/RTR inputs								
	voltage	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level input	A, B, S0, S1, S2, S3, OSC CON, MR and RTR/RTR inputs								
	voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{IH}	HIGH-level input	RS input								
	voltage	V _{CC} = 2.0 V	1.7	-	-	1.7	-	1.7	-	V
		V_{CC} = 4.5 V	3.6	-	-	3.6	-	3.6	-	V
		V _{CC} = 6.0 V	4.8	-	-	4.8	-	4.8	-	V
VIL	LOW-level input	RS input								
	voltage	V _{CC} = 2.0 V	-	-	0.3	-	0.3	-	0.3	V
		V _{CC} = 4.5 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 6.0 V	-	-	1.2	-	1.2	-	1.2	V

10 / 28

74HC5555

Nexperia

Programmable delay timer with oscillator

Symbol	Parameter	Conditions				T _{amb} (°C))			Uni
				+25		-40 to +85		-40 to +125		
			Min	Тур	Max	Min	Max	Min	Мах	
√ _{ОН}	HIGH-level output	Q and \overline{Q} outputs								
	voltage	V _{CC} = 2.0 V; I _O = -20 μA	1.9	2.0	-	1.9	-	1.9	-	V
	-	V _{CC} = 4.5 V; I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		V _{CC} = 6.0 V; I _O = -20 μA	5.9	6.0	-	5.9	-	5.9	-	V
		V _{CC} = 4.5 V; I _O = -6.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
		V _{CC} = 6.0 V; I _O = -7.8 mA	5.48	5.81	-	5.34	-	5.2	-	V
		V _{CC} = 4.5 V; I _O = -20 mA	3.3	-	-	3.0	-	2.7	-	V
		V _{CC} = 6.0 V; I _O = -20 mA	4.8	-	-	4.5	-	4.2	-	V
/ _{OL}	LOW-level output voltage	Q and \overline{Q} outputs								
		V _{CC} = 2.0 V; I _O = 20 μA	-	0.0	0.1	-	0.1	-	0.1	V
		V _{CC} = 4.5 V; I _O = 20 μA	-	0.0	0.1	-	0.1	-	0.1	V
		V _{CC} = 6.0 V; I _O = 20 μA	-	0.0	0.1	-	0.1	-	0.1	V
		V _{CC} = 4.5 V; I _O = 6.0 mA	-	0.15	0.26	-	0.33	-	0.40	V
		V _{CC} = 6.0 V; I _O = 7.8 mA	-	0.15	0.26	-	0.33	-	0.40	V
		V _{CC} = 4.5 V; I _O = 20 mA	-	-	0.9	-	1.14	-	1.34	V
		V _{CC} = 6.0 V; I _O = 25 mA	-	-	0.9	-	1.14	-	1.34	V
/ _{он}	HIGH-level output	CTC output								
	voltage	V_{CC} = 4.5 V; RS = V_{IH} ; OSC CON = V_{IH} ; I_O = -3.2 mA	3.98	-	-	3.84	-	3.7	-	V
		V_{CC} = 6.0 V; RS = V_{IH} ; OSC CON = V_{IH} ; I_O = -4.2 mA	5.48	-	-	5.34	-	5.2	-	V
/ _{OL}	LOW-level output	CTC output								
	voltage	V_{CC} = 4.5 V; RS = V_{IL} ; OSC CON = V_{IL} ; untriggered; I_O = 3.2 mA	-	-	0.26	-	0.33	-	0.4	V
		V_{CC} = 6.0 V; RS = V_{IL} ; OSC CON = V_{IL} ; untriggered; I_{O} = 4.2 mA	-	-	0.26	-	0.33	-	0.4	V

74HC5555

Programmable delay timer with oscillator

Symbol	Parameter	Conditions				T _{amb} (°C)				Uni
				+25		-40 to +85		-40 to	o +125	
			Min	Тур	Max	Min	Max	Min	Max	
′ _{он}	HIGH-level output	RTC output								
	voltage	V_{CC} = 4.5 V; RS = GND; OSC CON = V_{CC} ; I _O = -2.6 mA	3.98	-	-	3.84	-	3.7	-	V
		V_{CC} = 6.0 V; RS = GND; OSC CON = V_{CC} ; I _O = -3.3 mA	5.48	-	-	5.34	-	5.2	-	V
		V_{CC} = 4.5 V; RS = V_{CC} ; OSC CON = GND; untriggered; I _O = -0.65 mA	3.98	-	-	3.84	-	3.7	-	V
		V_{CC} = 6.0 V; RS = V_{CC} ; OSC CON = GND; untriggered; I _O = -0.85 mA	5.48	-	-	5.34	-	5.2	-	V
		V_{CC} = 2.0 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = -20 µA	1.9	2.0	-	1.9	-	1.9	-	V
		V_{CC} = 4.5 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = -20 µA	4.4	4.5	-	4.4	-	4.4	-	V
		V_{CC} = 6.0 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = -20 µA	5.9	6.0	-	5.9	-	5.9	-	V
		V_{CC} = 2.0 V; RS = V_{CC} ; OSC CON = GND; untriggered; I_{O} = -20 μ A	1.9	2.0	-	1.9	-	1.9	-	V
		V_{CC} = 4.5 V; RS = V_{CC} ; OSC CON = GND; untriggered; I_{O} = -20 μ A	4.4	4.5	-	4.4	-	4.4	-	V
		V_{CC} = 6.0 V; RS = V_{CC} ; OSC CON = GND; untriggered; I_{O} = -20 μ A	5.9	6.0	-	5.9	-	5.9	-	V
/ _{OL}	LOW-level output	RTC output								
	voltage	V_{CC} = 4.5 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = 2.6 mA	-	-	0.26	-	0.33	-	0.4	V
		V_{CC} = 6.0 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = 3.3 mA	-	-	0.26	-	0.33	-	0.4	V
		V_{CC} = 2.0 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = 20 µA	-	0.0	0.1	-	0.1	-	0.1	V
		V_{CC} = 4.5 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = 20 µA	-	0.0	0.1	-	0.1	-	0.1	V
		V_{CC} = 6.0 V; RS = V_{CC} ; OSC CON = V_{CC} ; I _O = 20 µA	-	0.0	0.1	-	0.1	-	0.1	V
	input leakage current	$V_{CC} = 6 V; V_I = V_{CC} \text{ or } GND$	-	-	±0.1	-	±1.0	-	±1.0	μA
C	supply current	V_{CC} = 6.0 V; V_{I} = V_{CC} or GND; I_{O} = 0 A	-	-	8.0	-	80.0	-	160.0	μA
,	input capacitance		-	3.5	-	-	-	-	-	pF

11 Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Figure 11.

Symbol	Parameter	Conditions			٦	Г _{атb} (°С	;)			Unit
				+25		−40 t	o +85	-40 to	o +125	
				Тур	Max	Min	Max	Min	Max	
t _{pd}	propagation delay	A, \overline{B} to Q, \overline{Q} ; see <u>Figure 6</u> . ^[1]								
		V _{CC} = 2.0 V	-	77	240	-	300	-	360	ns
		V _{CC} = 4.5 V	-	28	48	-	60	-	72	ns
		V _{CC} = 5 V; C _L = 15 pF	-	24	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	22	41	-	51	-	61	ns
		MR to Q, \overline{Q} ; see Figure 7								
		V _{CC} = 2.0 V	-	61	185	-	230	-	280	ns
		V _{CC} = 4.5 V	-	22	37	-	46	-	56	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	18	31	-	39	-	48	ns
		RS to Q, \overline{Q} ; see <u>Figure 8</u> ^[2]								
		V _{CC} = 2.0 V	-	83	250	-	315	-	375	ns
		V _{CC} = 4.5 V	-	30	50	-	63	-	75	ns
		V _{CC} = 5 V; C _L = 15 pF	-	26	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	24	43	-	54	-	64	ns
t _t	transition time	Q, \overline{Q} outputs; see <u>Figure 6</u> ^[3]								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns

74HC5555

Programmable delay timer with oscillator

Symbol	Parameter	Conditions			Т	amb (°C	;)			Unit
				+25		−40 t	o +85	-40 to +125		
			Min	Тур	Max	Min	Max	Min	Мах	
t _W	pulse witdh	trigger; A = HIGH; B = LOW; see <u>Figure 6</u>								
		V _{CC} = 2.0 V	70	17	-	90	-	105	-	ns
		V _{CC} = 4.5 V	14	6	-	18	-	21	-	ns
		V _{CC} = 6.0 V	12	5	-	15	-	18	-	ns
		MR; HIGH; see Figure 7								
		V _{CC} = 2.0 V	70	19	-	90	-	105	-	ns
		V _{CC} = 4.5 V	14	7	-	18	-	21	-	ns
		V _{CC} = 6.0 V	12	5	-	15	-	18	-	ns
		clock RS; HIGH or LOW; see <u>Figure 8</u>								
		V _{CC} = 2.0 V	80	25	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	9	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	7	-	17	-	20	-	ns
		minimum output; Q = HIGH; \overline{Q} = LOW; see <u>Figure 6</u>								
		V _{CC} = 2.0 V	-	275	-	-	-	-	-	ns
		V _{CC} = 4.5 V	-	100	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	80	-	-	-	-	-	ns
t _{rtrig}	retrigger time	A; B; see Figure 10 [4]								
		V _{CC} = 2.0 V	-	0	-	-	-	-	-	ns
		V _{CC} = 4.5 V	-	0	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	0	-	-	-	-	-	ns
R _{EXT}	external resistance	external timing resistance; see <u>Figure 15</u>								
		V _{CC} = 2.0 V	5	-	1000	-	-	-	-	kΩ
		V _{CC} = 5.0 V	1	-	1000	-	-	-	-	kΩ
C _{EXT}	external capacitor	external timing capacitor; see <u>Figure 15</u>								
		V _{CC} = 2.0 V;	50			no l	imits			pF
		V _{CC} = 5.0 V	50			no l	imits			pF

74HC5555

Programmable delay timer with oscillator

Symbol	Parameter	Conditions			٦	Г _{ать} (°С	;)			Unit
				+25			-40 to +85		-40 to +125	
			Min	Тур	Max	Min	Max	Min	Max	
t _{rec}	recovery time	MR to A; MR to \overline{B} ; see Figure 7								
		V _{CC} = 2.0 V	120	39	-	150	-	180	-	ns
		V _{CC} = 4.5 V	24	14	-	30	-	36	-	ns
		V _{CC} = 6.0 V	20	11	-	26	-	31	-	ns
f _{max}	maximum frequency	clock pulse into RS; [5 see <u>Figure 8</u>	5]							
		V _{CC} = 2.0 V	2	5.9	-	1.8	-	1.3	-	MHz
		V _{CC} = 4.5 V	10	18	-	8	-	6.6	-	MHz
		V _{CC} = 6.0 V	12	21	-	10	-	8	-	MHz
f _{max}	maximum frequency	clock pulse into RS; [6 see Figure 9	5]							
		V _{CC} = 2.0 V	6	24.8	-	4.8	-	4	-	MHz
		V _{CC} = 4.5 V	30	75	-	24	-	20	-	MHz
		V _{CC} = 6.0 V	35	89	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per buffer; $V_I = GND$ to V_{CC}		23	-	-	-	-	-	pF

 $\begin{array}{ll} [1] & t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL} \\ [2] & One stage selected. \\ [3] & t_t \text{ is the same as } t_{TLH} \text{ and } t_{THL} \end{array}$

[4] It is possible to retrigger directly after the trigger pulse, however the pulse will only be extended, if the time period exceeds the clock input cycle time divided by 2. One stage selected. The termination of the output pulse remains synchronized with respect to the falling edge of the RS clock input.

[5]

One stage selected. The termination of the output pulse is no longer synchronized with respect to the falling edge of the RS clock input. [6]

[7] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$\begin{split} P_{D} &= C_{PD} \; x \; V_{CC}^{2} \; x \; f_{i} \; x \; N + \Sigma (C_{L} \; x \; V_{CC}^{2} \; x \; f_{o}) \; \text{where:} \\ f_{i} &= \text{input frequency in MHz;} \end{split}$$


 f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of the outputs.



11.1 Waveforms and test circuit

74HC5555 Product data sheet

74HC5555

Programmable delay timer with oscillator





Figure 7. The master reset (MR) pulse width, the master reset to outputs (Q and Q) propagation delays and the master reset to trigger inputs (A and \overline{B}) recovery time.



Measurement points are given in Table 9

Figure 8. The clock (RS) to outputs (Q and \overline{Q}) propagation delays, the clock pulse width and the maximum clock frequency.

74HC5555

Programmable delay timer with oscillator




Figure 9. The clock (RS) to outputs (Q and \overline{Q}) propagation delays and the maximum clock frequency.





Table 9. Measurement points

Input		Output	
Vı	V _M	V _M	
GND to V _{CC}	0.5V _{CC}	0.5V _{CC}	


74HC5555

Programmable delay timer with oscillator




Input		Load	
Vi	t _r , t _f	CL	
GND to V _{CC}	6 ns	15 pF, 50 pF	

12 Application information



74HC5555

Programmable delay timer with oscillator



12.1 Timing Component Limitations

The oscillator frequency is mainly determined by R_tC_t , provided $R2 \approx 2R_t$ and $R2C2 << R_tC_t$. The function of R2 is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy, C_t must be larger than the inherent stray capacitance. R_t must be larger than the "ON" resistance in series with it, which typically is 280 Ω at V_{CC} = 2 V, 130 Ω at V_{CC} = 4.5 V and 100 Ω at V_{CC} = 6 V. The recommended values for these components to maintain agreement with the typical oscillation formula are:

 C_t > 50 pF, up to any practical value, 10 k Ω < R_t < 1 M Ω .

In order to avoid start-up problems, $R_t >> 1 k\Omega$.

Product data sheet

74HC5555

12.2 Typical Crystal Oscillator

In Figure 16, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 k Ω . Above 14 MHz it is recommended replacement of R2 by a capacitor with a typical value of 35 pF.

12.3 Accuracy

Device accuracy is very precise for long time delays and has an accuracy of better than 1% for short time delays (1% applies to values \geq 400 ns). Tolerances are dependent on the external components used, either RC network or crystal oscillator.

12.4 Start-up Using External Clock

The start of the timing pulse is initiated directly by the trigger pulse (asynchronously with respect to the oscillator clock). Triggering on a clock HIGH or clock LOW results in the following:

- clock = HIGH; the timing pulse may be lengthened by a maximum of $t_W/2$ (t_W = clock pulse width).
- clock = LOW; the timing pulse may be shortened by a maximum of $t_W/2$ (t_W = clock pulse width).

This effect can be minimized by selecting more delay stages. When using only one or two delay stages, it is recommended to use an external time base that is synchronized with the negative-edge of the clock.

12.5 Start-up Using RC Oscillator

The first clock cycle is \approx 35% of a time period too long. This effect can also be minimized by selecting more delay stages.

12.6 Start-up Using Crystal Oscillator

A crystal oscillator requires at least two clock cycles to start-up plus an unspecified period (ms) before the amplitude of the clock signal increases to its expected level. Although this device also operates at lower clock amplitudes, it is recommended to select the continuously running mode (OSC CON = HIGH) to prevent start-up delays.

12.7 Termination of the Timing Pulse

The end of the timing pulse is synchronized with the falling edge of the oscillator clock. The timing pulse may lose synchronization under the following conditions:

 high clock frequency and large number of stages are selected. This depends on the dynamic relationship that exists between the clock frequency and the ripple through delay of the subsequent stages.

74HC5555

12.8 Synchronization

When frequencies higher than those specified in <u>Table 11</u> are used, the termination of timing pulse will lose synchronization with the falling edge of the oscillator. The unsynchronized timing pulse introduces errors, which can be minimized by increasing the number of stages used e.g. a 20 MHz clock frequency using all 24 stages will result in a frequency division of 16 777 225 instead of 16 777 216, an error of 0.0005%.

The amount of error increases at high clock frequencies as the number of stages decrease. A clock frequency of 40 MHz and 4 stages selected results in a division of 18 instead of 16, a 12.5% error. Application example:

If a 400 ns timing pulse was required it would be more accurate to utilize a 5 MHz clock frequency using 1 stage or a 10 MHz clock frequency using 2 stages (due to synchronization with falling edge of the oscillator) than a 40 MHz clock frequency and 4 stages (synchronization is lost).

Number of stages selected	Clock frequency (typical)
1	18 MHz
2	14 MHz
3	11 MHz
4	9.6 MHz
5	8.3 MHz
6	7.3 MHz
7	6.6 MHz
8	6 MHz
-	-
17	3.2 MHz
18	3.0 MHz
19	2.9 MHz
20	2.8 MHz
21	2.7 MHz
22	2.6 MHz
23	2.5 MHz
24	2.4 MHz


Table 11. Synchronization limits

12.9 Minimum Output Pulse Width

The minimum output pulse width is determined by the minimum clock pulse width, plus the maximum propagation delay of A, \overline{B} to Q. The rising edge of Q is dominated by the A, \overline{B} to Q propagation delay, while the falling edge of Q is dominated by RS to Q propagation delay. These propagation delays are not equal. The RS to Q propagation delay is some what longer, resulting in inaccurate outputs for extremely short pulses. The propagation delays are listed in the <u>Dynamic characteristics</u>. With these numbers it is possible to calculate the maximum deviation (an example is shown in <u>Figure 17</u>).

Figure 17 is valid for an external clock where the trigger is synchronized to the falling edge of the clock only. The graph shows that the minimum programmed pulse width of 100 ns is:


- minimum of 4% too long
- typically 7% too long
- maximum of 10% too long.



74HC5555

Programmable delay timer with oscillator

13 Package outline



14 Abbreviations

Table 12. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
ММ	Machine Model	
TTL	Transistor-Transistor Logic	

15 Revision history

Table 13. Revision history

· · · · · · · · · · · · · · · · · · ·					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC5555 v.4	20180705	Product data sheet	-	74HC_HCT5555 v.3	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type numbers 74HC5555N (SOT38-4), 74HCT5555N (SOT38-4) and 74HCT5555D (SOT109-1) removed. 				
74HC_HCT5555 v.3	19930901	Product specification	-	-	