# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



74HC73 Dual JK flip-flop with reset; negative-edge trigger Rev. 04 — 19 March 2008 Prod

**Product data sheet** 

#### 1. General description

The 74HC73 is a high-speed Si-gate CMOS device that complies with JEDEC standard no. 7A. It is pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC73 is a dual negative-edge triggered JK flip-flop featuring individual J, K, clock (n $\overline{CP}$ ) and reset (n $\overline{R}$ ) inputs; also complementary nQ and n $\overline{Q}$  outputs.

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

The reset  $(n\overline{R})$  is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

#### 2. Features

- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C

#### 3. Ordering information


Table 1.	Ordering information	


Type number	Package			
	Temperature range	Name	Description	Version
74HC73N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74HC73D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74HC73DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74HC73PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1




Dual JK flip-flop with reset; negative-edge trigger

### 4. Functional diagram






#### Dual JK flip-flop with reset; negative-edge trigger



### 5. Pinning information

5.1	Pinning	
-----	---------	--



#### 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
$1\overline{CP}, 2\overline{CP}$	1, 5	clock input (HIGH-to-LOW edge-triggered); also referred to as $n\overline{CP}$
$1\overline{R}, 2\overline{R}$	2, 6	asynchronous reset input (active LOW); also referred to as $n\overline{R}$
1K, 2K	3, 10	synchronous K input; also referred to as nK
V <sub>CC</sub>	4	positive supply voltage
GND	11	ground (0 V)
1Q, 2Q	12, 9	true output; also referred to as nQ
$1\overline{Q}, 2\overline{Q}$	13, 8	complement output; also referred to as $n\overline{Q}$
1J, 2J	14, 7	synchronous J input; also referred to as nJ

#### 6. Functional description

#### Table 3.Function table [1]

Input			Output		Operating mode	
nR	nCP	nJ	nK	nQ	nQ	
L	Х	Х	x	L	Н	asynchronous reset
Н	$\downarrow$	h	h	q	q	toggle
Н	$\downarrow$	I	h	L	Н	load 0 (reset)
Н	$\downarrow$	h	I	Н	L	load 1 (set)
Н	$\downarrow$	I	Ι	q	q	hold (no change)

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;

q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;

X = don't care;

 $\downarrow$  = HIGH-to-LOW clock transition.

#### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{l} < -0.5$ V or $V_{l} > V_{CC} + 0.5$ V	<u>[1]</u> -	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$V_{O}$ = $-0.5$ V to $V_{CC}$ + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$			
		DIP14 package	[2] _	750	mW
		SO14 package	<u>[3]</u> _	500	mW
		(T)SSOP14 package	[4]	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

[3] P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

[4]  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

### 8. Recommended operating conditions

Table 5.	Recommended operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	ns
		$V_{CC} = 4.5 V$	-	1.67	139	ns
		$V_{CC} = 6.0 V$	-	-	83	ns

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	_40 °C t	o +85 °C	-40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>		$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current		-	-	4.0	-	40.0	-	80.0	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

### **10. Dynamic characteristics**

#### Table 7. Dynamic characteristics

GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Figure 8

Symbol	Parameter	Conditions			25 °C		–40 °C t	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>pd</sub>	propagation	nCP to nQ; see Figure 6	[1]				I				
	delay	$V_{CC} = 2.0 V$		-	52	160	-	200	-	240	ns
		$V_{CC} = 4.5 V$		-	19	32	-	40	-	48	ns
		$V_{CC} = 6.0 V$		-	15	27	-	34	-	41	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	16	-	-	-	-	-	ns
		$n\overline{CP}$ to $n\overline{Q}$ ; see Figure 6									
		$V_{CC} = 2.0 V$		-	52	160	-	200	-	240	ns
		$V_{CC} = 4.5 V$		-	19	32	-	40	-	48	ns
		$V_{CC} = 6.0 V$		-	15	27		34	-	41	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	16	-	-				ns
		$n\overline{R}$ to $nQ$ , $n\overline{Q}$ ; see Figure 7									
		$V_{CC} = 2.0 V$		-	50	145	-	180	-	220	ns
		$V_{CC} = 4.5 V$		-	18	29	-	36	-	44	ns
		$V_{CC} = 6.0 V$		-	14	25		31	-	38	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
t <sub>t</sub>	transition time	nQ, n $\overline{Q}$ ; see Figure 6	[2]								
		$V_{CC} = 2.0 V$		-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$		-	6	13		16	-	19	ns
t <sub>W</sub>	pulse width	nCP input, HIGH or LOW; see <u>Figure 6</u>									
		$V_{CC} = 2.0 V$		80	22	-	100		120	-	ns
		$V_{CC} = 4.5 V$		16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$		14	6	-	17	-	20		ns
		$n\overline{R}$ input, HIGH or LOW; see Figure 7									
		$V_{CC} = 2.0 V$		80	22	-	100		120	-	ns
		$V_{CC} = 4.5 V$		16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$		14	6	-	17	-	20		ns
t <sub>rec</sub>	recovery time	$n\overline{R}$ to $n\overline{CP}$ ; see <u>Figure 7</u>									
		$V_{CC} = 2.0 V$		80	22	-	100		120	-	ns
		$V_{CC} = 4.5 V$		16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$		14	6	-	17	-	20		ns
t <sub>su</sub>	set-up time	nJ, nK to nCP; see Figure 6									
		$V_{CC} = 2.0 V$		80	22	-	100		120	-	ns
		$V_{CC} = 4.5 V$		16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$		14	6	-	17	-	20		ns

#### Dual JK flip-flop with reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
2			Min	Тур	Max	Min	Мах	Min	Max	-
t <sub>h</sub>	hold time	nJ, nK to nCP; see Figure 6				1				
		$V_{CC} = 2.0 V$	3	-8	-	3		3	-	ns
		$V_{CC} = 4.5 V$	3	-3	-	3	-	3	-	ns
		$V_{CC} = 6.0 V$	3	-2	-	3	-	3		ns
f <sub>max</sub>	maximum	nCP input; see Figure 6								
	frequency	$V_{CC} = 2.0 V$	6.0	23	-	4.8		4.0	-	MHz
		$V_{CC} = 4.5 V$	30	70	-	24	-	20	-	MHz
		$V_{CC} = 6.0 V$	35	83	-	28	-	24	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	77	-		-		-	MHz
C <sub>PD</sub>	power dissipation capacitance	per flip-flop; $V_I = GND$ to $V_{CC}$	<u>[3]</u>	30	-	-	-	-	-	pF

### Table 7.Dynamic characteristics ... continuedGND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 8

[1]  $t_{pd}$  is the same as  $t_{PHL}$ ,  $t_{PLH}$ .

[2]  $t_t$  is the same as  $t_{THL}$ ,  $t_{TLH}$ .

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of outputs.

#### Dual JK flip-flop with reset; negative-edge trigger

#### 11. Waveforms





Fig 6. Waveforms showing the clock ( $\overline{nCP}$ ) to output (nQ,  $\overline{nQ}$ ) propagation delays, the clock pulse width, the J and K to  $\overline{nCP}$  set-up and hold times, the output transition times and the maximum clock frequency



#### **NXP Semiconductors**

#### Dual JK flip-flop with reset; negative-edge trigger

74HC73


Туре	Input		Output	
	VI	V <sub>M</sub>	V <sub>M</sub>	
74HC73	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	
	negative pulse GND	$\begin{array}{c} \hline \\ \hline $	<ul> <li>▲</li> <li>▲</li> <li>▲</li> <li>An768</li> </ul>	
	Test data is given in <u>Table 9</u> . Definitions for test circuit:			
	$R_{T}$ = Termination resistance should be eq	$\operatorname{pual}$ to output impedance $Z_{o}$ of the pulse	generator.	
	$C_L$ = Load capacitance including jig and p	probe capacitance.		
Fig 8.	Test circuit for measuring switchir	na times		

Table	e 9.	Test	data

Туре	Input		Load
	VI	t <sub>r</sub> , t <sub>f</sub>	CL
74HC73	V <sub>CC</sub>	6 ns	15 pF, 50 pF

74HC73

#### 12. Package outline



#### Fig 9. Package outline SOT27-1 (DIP14)

74HC73\_4

Dual JK flip-flop with reset; negative-edge trigger






Fig 10. Package outline SOT108-1 (SO14)

Dual JK flip-flop with reset; negative-edge trigger



#### Fig 11. Package outline SOT337-1 (SSOP14)

Dual JK flip-flop with reset; negative-edge trigger



#### Fig 12. Package outline SOT402-1 (TSSOP14)

### **13. Abbreviations**

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

### 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC73_4	20080319	Product data sheet	-	74HC73_3	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li>Quick reference data incorporated into <u>Section 9</u> and <u>10</u>.</li> </ul>				
	• Section 8 "Recommended operating conditions" $t_r$ , $t_f$ converted to $\Delta t / \Delta V$ .				
74HC73_3	20041112	Product data sheet	-	74HC_HCT73_CNV_2	
74HC_HCT73_CNV_2	December 1990	Product specification	-	-	

### **15. Legal information**

#### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### Dual JK flip-flop with reset; negative-edge trigger

#### 17. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 6
11	Waveforms 8
12	Package outline 10
13	Abbreviations 14
14	Revision history 14
15	Legal information 15
15.1	Data sheet status 15
15.2	Definitions 15
15.3	Disclaimers
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 March 2008 Document identifier: 74HC73\_4

