



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# 74HC75

## Quad bistable transparent latch

Rev. 03 — 12 November 2004

Product data sheet

### 1. General description

The 74HC75 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC75 is specified in compliance with JEDEC standard no. 7A.

The 74HC75 has four bistable latches. The two latches are simultaneously controlled by one of two active HIGH enable inputs (LE12 and LE34). When LEnn is HIGH, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is HIGH (transparent). The data on the nD inputs one set-up time prior to the HIGH-to-LOW transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is LOW.

### 2. Features

- Complementary Q and  $\bar{Q}$  outputs
- $V_{CC}$  and GND on the center pins
- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
  - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from  $-40^{\circ}\text{C}$  to  $+80^{\circ}\text{C}$  and from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

**PHILIPS**

### 3. Quick reference data

**Table 1: Quick reference data**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$t_{PHL}, t_{PLH}$	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$					
	nD to nQ, n $\bar{Q}$		-	11	-	ns	
	LEnn to nQ, n $\bar{Q}$		-	11	-	ns	
$C_I$	input capacitance		-	3.5	-	pF	
$C_{PD}$	power dissipation capacitance per latch	$V_I = \text{GND to } V_{CC}$	[1]	-	42	-	pF

[1]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;

$C_L$  = output load capacitance in pF;

$V_{CC}$  = supply voltage in V;

N = number of inputs switching;


$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

### 4. Ordering information

**Table 2: Ordering information**

Type number	Package			
	Temperature range	Name	Description	Version
74HC75N	−40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
74HC75D	−40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC75DB	−40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC75PW	−40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

## 5. Functional diagram






Fig 3. IEC logic symbol

Fig 4. Logic diagram

## 6. Pinning information

### 6.1 Pinning




Fig 5. Pin configuration

## 6.2 Pin description

**Table 3: Pin description**

Symbol	Pin	Description
1 $\bar{Q}$	1	complementary latch output 1
1D	2	data input 1
2D	3	data input 2
LE34	4	latch enable input for latches 3 and 4 (active HIGH)
V <sub>CC</sub>	5	positive supply voltage
3D	6	data input 3
4D	7	data input 4
4 $\bar{Q}$	8	complementary latch output 4
4Q	9	latch output 4
3Q	10	latch output 3
3 $\bar{Q}$	11	complementary latch output 3
GND	12	ground (0 V)
LE12	13	latch enable input for latches 1 and 2 (active HIGH)
2 $\bar{Q}$	14	complementary latch output 2
2Q	15	latch output 2
1Q	16	latch output 1

## 7. Functional description

### 7.1 Function table

**Table 4: Function table<sup>[1]</sup>**

Operating mode	Input		Output	
	L <sub>E</sub> n <sub>n</sub>	nD	nQ	n $\bar{Q}$
Data enabled	H	L	L	H
	H	H	H	L
Data latched	L	X	q	$\bar{q}$

[1] H = HIGH voltage level;  
L = LOW voltage level;  
q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW L<sub>E</sub>n<sub>n</sub> transition;  
X = don't care.

## 8. Limiting values

**Table 5: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input diode current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	-	±20	mA
I <sub>OK</sub>	output diode current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V	-	±20	mA
I <sub>O</sub>	output source or sink current	V <sub>O</sub> = -0.5 V to V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub> , I <sub>GND</sub>	V <sub>CC</sub> or GND current		-	±50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation				
	DIP16 package	[1] -	750	mW	
	SO16, SSOP16 and TSSOP16 packages	[2] -	500	mW	

[1] Above 70 °C: P<sub>tot</sub> derates linearly with 12 mW/K.

[2] Above 70 °C: P<sub>tot</sub> derates linearly with 8 mW/K.

## 9. Recommended operating conditions

**Table 6: Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	V
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	- - -	- 6.0 -	1000 500 400	ns
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

## 10. Static characteristics

**Table 7: Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = 25 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	V
		V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 2.0 V	-	0	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 4.5 V	-	0	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 6.0 V	-	0	0.1	V
I <sub>LI</sub>	input leakage current	I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	V
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	8.0	µA
C <sub>I</sub>	input capacitance		-	3.5	-	pF
<b>T<sub>amb</sub> = -40 °C to +85 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.0 V	1.9	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 4.5 V	4.4	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 6.0 V	5.9	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.34	-	-	V

**Table 7: Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 2.0 V	-	-	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 4.5 V	-	-	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 6.0 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.33	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.33	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 6.0 V	-	-	±1.0	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	80	µA
<b>T<sub>tamb</sub> = -40 °C to +125 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-			
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.0 V	1.9	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 4.5 V	4.4	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 6.0 V	5.9	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 4.5 V	3.7	-	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-			
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 2.0 V	-	-	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 4.5 V	-	-	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 6.0 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	-	0.4	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	-	0.4	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 6.0 V	-	-	±1.0	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	160	µA

## 11. Dynamic characteristics

**Table 8: Dynamic characteristics**GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ ; unless otherwise specified, see [Figure 10](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>T_{\text{amb}} = 25 \text{ }^{\circ}\text{C}</math></b>						
$t_{\text{PHL}}, t_{\text{PLH}}$	propagation delay nD to nQ	see <a href="#">Figure 6</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	33 12 10 11	110 22 19 -	ns ns ns ns
	propagation delay nD to $n\bar{Q}$	see <a href="#">Figure 7</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	39 14 11 11	120 24 20 -	ns ns ns ns
	propagation delay LEnn to nQ	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	33 12 10 11	120 24 20 -	ns ns ns ns
	propagation delay LEnn to $n\bar{Q}$	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$ $V_{\text{CC}} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	39 14 11 11	125 25 21 -	ns ns ns ns
$t_{\text{THL}}, t_{\text{TLH}}$	output transition time	see <a href="#">Figure 6</a> and <a href="#">7</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	19 7 6	75 15 13	ns ns ns
$t_w$	enable pulse width HIGH	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	80 16 14	17 6 5	-	ns ns ns
$t_{\text{su}}$	set-up time nD to LEnn	see <a href="#">Figure 8</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	60 12 10	14 5 4	-	ns ns ns
$t_h$	hold time nD to LEnn	see <a href="#">Figure 8</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	3 3 3	-8 -3 -2	-	ns ns ns

**Table 8: Dynamic characteristics ...continued***GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ ; unless otherwise specified, see [Figure 10](#).*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$C_{PD}$	power dissipation capacitance per latch	$V_I = \text{GND to } V_{CC}$	[1]	-	42	-	pF
<b><math>T_{amb} = -40^\circ\text{C to } +85^\circ\text{C}</math></b>							
$t_{PHL}, t_{PLH}$	propagation delay $nD$ to $nQ$	see <a href="#">Figure 6</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	140	ns	
		see <a href="#">Figure 7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	28	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	24	ns	
	propagation delay $nD$ to $n\bar{Q}$	see <a href="#">Figure 6</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	150	ns	
		see <a href="#">Figure 7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	30	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	26	ns	
	propagation delay $LEnn$ to $nQ$	see <a href="#">Figure 6</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	150	ns	
		see <a href="#">Figure 7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	30	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	26	ns	
	propagation delay $LEnn$ to $n\bar{Q}$	see <a href="#">Figure 6</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	155	ns	
		see <a href="#">Figure 7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	31	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	26	ns	
$t_{THL}, t_{TLH}$	output transition time	see <a href="#">Figure 6</a> and <a href="#">7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	95	ns	
		see <a href="#">Figure 6</a> and <a href="#">7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	19	ns	
		see <a href="#">Figure 6</a> and <a href="#">7</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	-	-	16	ns	
$t_w$	enable pulse width HIGH	see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	100	-	-	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	20	-	-	ns	
		see <a href="#">Figure 9</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	17	-	-	ns	
$t_{su}$	set-up time $nD$ to $LEnn$	see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	75	-	-	ns	
		see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	15	-	-	ns	
		see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	13	-	-	ns	
$t_h$	hold time $nD$ to $LEnn$	see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	3	-	-	ns	
		see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	3	-	-	ns	
		see <a href="#">Figure 8</a> $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	3	-	-	ns	

**Table 8: Dynamic characteristics ...continued***GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ ; unless otherwise specified, see [Figure 10](#).*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>T_{\text{amb}} = -40 \text{ }^{\circ}\text{C} \text{ to } +125 \text{ }^{\circ}\text{C}</math></b>						
$t_{\text{PHL}}, t_{\text{PLH}}$	propagation delay nD to nQ	see <a href="#">Figure 6</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	-	165	ns
	propagation delay nD to $\overline{nQ}$	see <a href="#">Figure 7</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	-	33	ns
	propagation delay LEnn to nQ	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	-	28	ns
	propagation delay LEnn to $\overline{nQ}$	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	-	180	ns
			-	-	36	ns
			-	-	31	ns
$t_{\text{THL}}, t_{\text{TLH}}$	output transition time	see <a href="#">Figure 6</a> and <a href="#">7</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	-	-	180	ns
			-	-	190	ns
			-	-	36	ns
			-	-	32	ns
$t_w$	enable pulse width HIGH	see <a href="#">Figure 9</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	120	-	-	ns
			24	-	-	ns
			20	-	-	ns
$t_{\text{su}}$	set-up time nD to LEnn	see <a href="#">Figure 8</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	90	-	-	ns
			18	-	-	ns
			15	-	-	ns
$t_h$	hold time nD to LEnn	see <a href="#">Figure 8</a> $V_{\text{CC}} = 2.0 \text{ V}$ $V_{\text{CC}} = 4.5 \text{ V}$ $V_{\text{CC}} = 6.0 \text{ V}$	3	-	-	ns
			3	-	-	ns
			3	-	-	ns

[1]  $C_{\text{PD}}$  is used to determine the dynamic power dissipation ( $P_{\text{D}}$  in  $\mu\text{W}$ ).

$$P_{\text{D}} = C_{\text{PD}} \times V_{\text{CC}}^2 \times f_i \times N + \sum(C_L \times V_{\text{CC}}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;




$C_L$  = output load capacitance in pF;


$V_{\text{CC}}$  = supply voltage in V;

N = number of inputs switching;


$\sum(C_L \times V_{\text{CC}}^2 \times f_o)$  = sum of outputs.

## 12. Waveforms





**Fig 9.** Waveforms showing the latch enable input (LEnn) pulse width, the latch enable input to outputs ( $nQ$ ,  $n\bar{Q}$ ) propagation delays and the output transition times



**Fig 10.** Load circuitry for switching times


**Table 9:** Test data

Supply	Input		Load
$V_{CC}$	$V_I$	$t_r, t_f$	$C_L$
2.0 V	$V_{CC}$	6 ns	50 pF
4.5 V	$V_{CC}$	6 ns	50 pF
6.0 V	$V_{CC}$	6 ns	50 pF
5.0 V	$V_{CC}$	6 ns	15 pF

## 13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

**Note**


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT38-4					95-01-14 03-02-13

**Fig 11. Package outline SOT38-4 (DIP16)**

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 0.36	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

**Note**

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				99-12-27 03-02-19

**Fig 12. Package outline SOT109-1 (SO16)**

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1








Fig 13. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



0      2.5      5 mm  
scale

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	$b_p$	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1 0.05	0.15 0.080	0.95	0.25	0.30 0.19	0.2	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				-99-12-27 03-02-18

**Fig 14. Package outline SOT403-1 (TSSOP16)**

## 14. Revision history

**Table 10: Revision history**

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74HC75_3	20041112	Product data sheet	-	9397 750 13816	74HC_HCT75_CNV_2
Modifications:					
74HC_HCT75_CNV_2	19970918	Product specification	-	-	74HC_HCT75_1
74HC_HCT75_1	19901201	Product specification	-	-	-

## 15. Data sheet status

Level	Data sheet status [1]	Product status [2][3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 16. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 17. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 18. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

## 19. Contents

1	General description .....	1
2	Features .....	1
3	Quick reference data .....	2
4	Ordering information .....	2
5	Functional diagram .....	3
6	Pinning information .....	4
6.1	Pinning .....	4
6.2	Pin description .....	5
7	Functional description .....	5
7.1	Function table .....	5
8	Limiting values .....	6
9	Recommended operating conditions .....	6
10	Static characteristics .....	7
11	Dynamic characteristics .....	9
12	Waveforms .....	12
13	Package outline .....	14
14	Revision history .....	18
15	Data sheet status .....	19
16	Definitions .....	19
17	Disclaimers .....	19
18	Contact information .....	19

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 12 November 2004  
Document number: 9397 750 13816

Published in The Netherlands

