## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines


## 74HC/HCT109 Dual JK flip-flop with set and reset; positive-edge trigger

PHILIPS

## Dual $J \overline{\mathrm{~K}}$ flip-flop with set and reset; positive-edge trigger

## 74HC/HCT109

## FEATURES

- J, $\bar{K}$ inputs for easy D-type flip-flop
- Toggle flip-flop or "do nothing" mode
- Output capability: standard
- ICC category: flip-flops


## GENERAL DESCRIPTION

The $74 \mathrm{HC} / \mathrm{HCT} 109$ are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The $74 \mathrm{HC} / \mathrm{HCT} 109$ are dual positive-edge triggered, $\sqrt{\mathrm{K}}$ flip-flops with individual $J, \bar{K}$ inputs, clock (CP) inputs, set
$\left(\bar{S}_{D}\right)$ and reset $\left(\bar{R}_{D}\right)$ inputs; also complementary $Q$ and $\bar{Q}$ outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.
The J and $\overline{\mathrm{K}}$ inputs control the state changes of the flip-flops as described in the mode select function table.

The J and $\overline{\mathrm{K}}$ inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The $\overline{J K}$ design allows operation as a D-type flip-flop by tying the J and $\overline{\mathrm{K}}$ inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA
GND $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | HC | HCT |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay <br> $n C P$ to $n Q, n \bar{Q}$ <br> $n \bar{S}_{D}$ to $n Q, n \bar{Q}$ <br> $n \bar{R}_{D}$ to $n Q, n \bar{Q}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ | $\begin{array}{\|l} 15 \\ 12 \\ 12 \end{array}$ | $\begin{aligned} & 17 \\ & 14 \\ & 15 \end{aligned}$ | ns <br> ns ns |
| $\mathrm{f}_{\text {max }}$ | maximum clock frequency |  | 75 | 61 | MHz |
| $\mathrm{C}_{1}$ | input capacitance |  | 3.5 | 3.5 | pF |
| $\mathrm{C}_{\text {PD }}$ | power dissipation capacitance per flip-flop | notes 1 and 2 | 20 | 22 | pF |

## Notes

1. $\mathrm{C}_{\mathrm{PD}}$ is used to determine the dynamic power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right.$ in $\left.\mu \mathrm{W}\right)$ :

$$
P_{D}=C_{P D} \times V_{C C}^{2} \times f_{i}+\sum\left(C_{L} \times V_{C C}^{2} \times f_{0}\right) \text { where: }
$$

$\mathrm{f}_{\mathrm{i}}=$ input frequency in MHz
$\mathrm{f}_{\mathrm{o}}=$ output frequency in MHz
$\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)=$ sum of outputs
$C_{L}=$ output load capacitance in pF
$V_{C C}=$ supply voltage in $V$
2. For HC the condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$

For HCT the condition is $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}-1.5 \mathrm{~V}$.

## ORDERING INFORMATION

See
"74HC/HCT/HCU/HCMOS Logic Package Information".

## Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger

## PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
| :--- | :--- | :--- |
| 1,15 | $1 \bar{R}_{D}, 2 \bar{R}_{D}$ | asynchronous reset-direct input (active LOW) |
| $2,14,3,13$ | $1 \mathrm{~J}, 2 \mathrm{~J}, 1 \overline{\mathrm{~K}}, 2 \overline{\mathrm{~K}}$ | synchronous inputs; flip-flops 1 and 2 |
| 4,12 | $1 \mathrm{CP}, 2 \mathrm{CP}$ | clock input (LOW-to-HIGH, edge-triggered) |
| 5,11 | $1 \bar{S}_{\mathrm{D}}, 2 \bar{S}_{\mathrm{D}}$ | asynchronous set-direct input (active LOW) |
| 6,10 | $1 \mathrm{Q}, 2 \mathrm{Q}$ | true flip-flop outputs |
| 7,9 | $1 \overline{\mathrm{Q}}, 2 \overline{\mathrm{Q}}$ | complement flip-flop outputs |
| 8 | GND | ground (0 V) |
| 16 | $\mathrm{~V}_{\mathrm{CC}}$ | positive supply voltage |



Fig. 1 Pin configuration.


Fig. 2 Logic symbol.


Fig. 3 IEC logic symbol.

## Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger



Fig. 4 Functional diagram.

## FUNCTION TABLE

| OPERATING <br>  <br> MODE |  | INPUTS |  |  |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathbf{R}}_{\mathbf{D}}$ | $\mathbf{C P}$ | $\mathbf{J}$ | $\overline{\mathbf{K}}$ | $\mathbf{Q}$ | $\overline{\mathbf{Q}}$ |  |
| asynchronous set | L | H | X | X | X | H | L |  |
| asynchronous reset | H | L | X | X | X | L | H |  |
| undetermined | L | L | X | X | X | H | H |  |
| toggle | H | H | $\uparrow$ | h | I | q | q |  |
| load "0" (reset) | H | H | $\uparrow$ | I | I | L | H |  |
| load "1" (set) | H | H | $\uparrow$ | h | h | H | L |  |
| hold "no change" | H | H | $\uparrow$ | l | h | q | $\overline{\mathrm{q}}$ |  |

## Notes

1. $\mathrm{H}=\mathrm{HIGH}$ voltage level
$\mathrm{h}=$ HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L = LOW voltage level
I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
$\mathrm{q}=$ lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition
X = don't care
$\uparrow=$ LOW-to-HIGH CP transition


Fig. 5 Logic diagram (one flip-flop).

## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

## Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".
Output capability: standard
ICC category: flip-flops

## AC CHARACTERISTICS FOR 74HC

$G N D=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| SYMBOL | PARAMETER | Tamb $\left(^{\circ} \mathrm{C}\right.$ ) |  |  |  |  |  |  | UNIT | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 74HC |  |  |  |  |  |  |  | $V_{\mathrm{Cc}}$ <br> (V) | WAVEFORMS |
|  |  | +25 |  |  | -40 to +85 |  | -40 to +125 |  |  |  |  |
|  |  | min. | typ. | max. | min. | max. | min. | max. |  |  |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay $n C P$ to $n Q, n \bar{Q}$ |  | $\begin{aligned} & 50 \\ & 18 \\ & 14 \end{aligned}$ | $\begin{aligned} & 175 \\ & 35 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 44 \\ & 37 \end{aligned}$ |  | $\begin{aligned} & \hline 265 \\ & 53 \\ & 45 \end{aligned}$ | ns | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 6 |
| $\mathrm{t}_{\text {PLH }}$ | propagation delay $n \bar{S}_{D}$ to $n Q$ |  | $\begin{aligned} & \hline 30 \\ & 11 \\ & 9 \end{aligned}$ | $\begin{aligned} & 120 \\ & 24 \\ & 20 \end{aligned}$ |  | $\begin{array}{\|l} \hline 150 \\ 30 \\ 26 \end{array}$ |  | $\begin{aligned} & 180 \\ & 36 \\ & 31 \end{aligned}$ | ns | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| $\mathrm{t}_{\text {PHL }}$ | propagation delay $n \bar{S}_{D}$ to $n \bar{Q}$ |  | $\begin{aligned} & 41 \\ & 15 \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline 155 \\ & 31 \\ & 26 \end{aligned}$ |  | $\begin{aligned} & 195 \\ & 39 \\ & 33 \end{aligned}$ |  | $\begin{aligned} & 235 \\ & 47 \\ & 40 \end{aligned}$ | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| $\mathrm{t}_{\text {PHL }}$ | propagation delay $n \bar{R}_{D}$ to $n Q$ |  | $\begin{aligned} & \hline 41 \\ & 15 \\ & 12 \end{aligned}$ | $\begin{aligned} & 185 \\ & 37 \\ & 31 \end{aligned}$ |  | $\begin{aligned} & \hline 230 \\ & 46 \\ & 39 \end{aligned}$ |  | $\begin{aligned} & \hline 280 \\ & 56 \\ & 48 \end{aligned}$ | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| $\mathrm{t}_{\text {PLH }}$ | propagation delay $n \bar{R}_{D}$ to $n \bar{Q}$ |  | $\begin{aligned} & 39 \\ & 14 \\ & 11 \end{aligned}$ | $\begin{array}{\|l} \hline 170 \\ 34 \\ 29 \end{array}$ |  | $\begin{aligned} & 215 \\ & 43 \\ & 37 \end{aligned}$ |  | $\begin{aligned} & \hline 255 \\ & 51 \\ & 43 \end{aligned}$ | ns | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| $\mathrm{t}_{\text {THL }} / \mathrm{t}_{\text {TLH }}$ | output transition time |  | $\begin{aligned} & \hline 19 \\ & 7 \\ & 6 \end{aligned}$ | $\begin{aligned} & 75 \\ & 15 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & 95 \\ & 19 \\ & 16 \end{aligned}$ |  | $\begin{aligned} & \hline 110 \\ & 22 \\ & 19 \end{aligned}$ | ns | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 6 |
| tw | clock pulse width HIGH or LOW | $\begin{aligned} & 80 \\ & 16 \\ & 14 \end{aligned}$ | $\begin{aligned} & 19 \\ & 7 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 20 \\ & 17 \end{aligned}$ |  | $\begin{aligned} & \hline 120 \\ & 24 \\ & 20 \\ & \hline \end{aligned}$ |  | ns | $\begin{aligned} & 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 6 |
| tw | set or reset pulse width HIGH or LOW | $\begin{aligned} & 80 \\ & 16 \\ & 14 \end{aligned}$ | $\begin{aligned} & \hline 14 \\ & 5 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 20 \\ & 17 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 120 \\ 24 \\ 20 \\ \hline \end{array}$ |  | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| trem | removal time $n \bar{S}_{D}, n \bar{R}_{D}$ to $n C P$ | $\begin{aligned} & \hline 70 \\ & 14 \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline 19 \\ & 7 \\ & 6 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 18 \\ & 15 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 105 \\ 21 \\ 18 \\ \hline \end{array}$ |  | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 7 |
| $\mathrm{t}_{\text {su }}$ | set-up time $n J, n \bar{K}$ to $n C P$ | $\begin{array}{\|l\|} \hline 70 \\ 14 \\ 12 \end{array}$ | $\begin{aligned} & 17 \\ & 6 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 18 \\ & 15 \end{aligned}$ |  | $\begin{array}{\|l\|l\|} \hline 105 \\ 21 \\ 18 \\ \hline \end{array}$ |  | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 6 |
| $t_{\text {h }}$ | hold time $n J, n \bar{K}$ to $n C P$ | $\begin{array}{\|l\|} \hline 5 \\ 5 \\ 5 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \\ & 5 \end{aligned}$ |  | ns | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \end{aligned}$ | Fig. 6 |
| $\mathrm{f}_{\text {max }}$ | maximum clock pulse frequency | $\begin{array}{\|l} \hline 6.0 \\ 30 \\ 35 \\ \hline \end{array}$ | $\begin{aligned} & 22 \\ & 68 \\ & 81 \end{aligned}$ |  | $\begin{aligned} & \hline 5.0 \\ & 24 \\ & 28 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 4.0 \\ 20 \\ 24 \\ \hline \end{array}$ |  | MHz | $\begin{aligned} & \hline 2.0 \\ & 4.5 \\ & 6.0 \\ & \hline \end{aligned}$ | Fig. 6 |

## Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".
Output capability: standard
ICC category: flip-flops

## AC CHARACTERISTICS FOR 74HCT

$G N D=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

| SYMBOL | PARAMETER | Tamb ${ }^{\circ}{ }^{\text {C }}$ ) |  |  |  |  |  |  | UNIT | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 74HCT |  |  |  |  |  |  |  | $V_{\mathrm{Cc}}$ <br> (V) | WAVEFORMS |
|  |  | +25 |  |  | -40 to +85 |  | -40 to +125 |  |  |  |  |
|  |  | min. | typ. | max. | min. | max. | min. | max. |  |  |  |
| $\mathrm{t}_{\text {PHL }} / \mathrm{t}_{\text {PLH }}$ | propagation delay $n C P$ to $n Q, n \bar{Q}$ |  | 20 | 35 |  | 44 |  | 53 | ns | 4.5 | Fig. 6 |
| tpLH | propagation delay $n \bar{S}_{D}$ to $n Q$ |  | 13 | 26 |  | 33 |  | 39 | ns | 4.5 | Fig. 7 |
| $\mathrm{t}_{\text {PHL }}$ | propagation delay $n \bar{S}_{D}$ to $n \bar{Q}$ |  | 19 | 35 |  | 44 |  | 53 | ns | 4.5 | Fig. 7 |
| $\mathrm{t}_{\text {PHL }}$ | propagation delay $n \bar{R}_{D}$ to $n Q$ |  | 19 | 35 |  | 44 |  | 53 | ns | 4.5 | Fig. 7 |
| $\mathrm{t}_{\text {PLH }}$ | propagation delay $n \bar{R}_{D}$ to $n \bar{Q}$ |  | 16 | 32 |  | 40 |  | 48 | ns | 4.5 | Fig. 7 |
| $\mathrm{t}_{\text {THL }} / \mathrm{t}_{\text {TLH }}$ | output transition time |  | 7 | 15 |  | 19 |  | 22 | ns | 4.5 | Fig. 6 |
| tw | clock pulse width HIGH or LOW | 18 | 9 |  | 23 |  | 27 |  | ns | 4.5 | Fig. 6 |
| tw | set or reset pulse width HIGH or LOW | 16 | 8 |  | 20 |  | 24 |  | ns | 4.5 | Fig. 7 |
| trem | removal time $n \bar{S}_{D}, n \bar{R}_{D}$ to $n C P$ | 16 | 8 |  | 20 |  | 24 |  | ns | 4.5 | Fig. 7 |
| $\mathrm{t}_{\text {su }}$ | set-up time $n J, n \bar{K}$ to nCP | 18 | 8 |  | 23 |  | 27 |  | ns | 4.5 | Fig. 6 |
| $t_{n}$ | hold time nJ, n $\bar{K}$ to nCP | 3 | -3 |  | 3 |  | 3 |  | ns | 4.5 | Fig. 6 |
| $\mathrm{f}_{\text {max }}$ | maximum clock pulse frequency | 27 | 55 |  | 22 |  | 18 |  | MHz | 4.5 | Fig. 6 |

## Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger

## AC WAVEFORMS



Fig. 6 Waveforms showing the clock ( $n C P$ ) to output ( $n Q, n \bar{Q}$ ) propagation delays, the clock pulse width, the $n J$, $n \bar{K}$ to $n C P$ set-up, the $n C P$ to $n J, n \bar{K}$ hold times, the output transition times and the maximum clock pulse frequency.

(1) $\mathrm{HC}: \mathrm{V}_{\mathrm{M}}=50 \% ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$.
$\mathrm{HCT}: \mathrm{V}_{\mathrm{M}}=1.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to 3 V .

Fig. 7 Waveforms showing the set ( $n \bar{S}_{D}$ ) and reset ( $n \bar{R}_{D}$ ) input to output ( $n Q, n \bar{Q}$ ) propagation delays, the set and reset pulse widths and the $n \bar{R}_{D}, n \bar{S}_{D}$ to $n C P$ removal time.

# Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger 

## 74HC/HCT109

## SOLDERING

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## DIP

## Soldering by dipping or by wave

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $\mathrm{T}_{\text {stg max }}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V ) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300^{\circ} \mathrm{C}$ it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and $400^{\circ} \mathrm{C}$, contact may be up to 5 seconds.

## SO, SSOP and TSSOP

## Reflow soldering

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.
Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.
Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45^{\circ} \mathrm{C}$.

## Wave soldering

Wave soldering can be used for all SO packages. Wave soldering is not recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - and cannot be avoided for
SSOP and TSSOP packages - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.


## Even with these conditions:

- Only consider wave soldering SSOP packages that have a body width of 4.4 mm , that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).
- Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between
270 and $320^{\circ} \mathrm{C}$.

# Dual $\sqrt{K}$ flip-flop with set and reset; positive-edge trigger 

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values |  |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or an any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |  |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

