



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# 74HC193; 74HCT193

Presettable synchronous 4-bit binary up/down counter

Rev. 5 — 29 January 2016

Product data sheet

## 1. General description

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added. The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

## 2. Features and benefits

- Input levels:
  - ◆ For 74HC193: CMOS level
  - ◆ For 74HCT193: TTL level
- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Complies with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V.

**nexperia**


- Multiple package options
- Specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 3. Ordering information


**Table 1. Ordering information**

Type number	Package	Temperature range	Name	Description	Version
74HC193D		$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT193D					
74HC193DB		$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT193DB					
74HC193PW		$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT193PW					


### 4. Functional diagram



**Fig 1. Functional diagram**



**Fig 2. Logic symbol**



**Fig 3. IEC logic symbol**

$\overline{\text{TCU}}$  $\overline{\text{TCD}}$ 

001aag412




Fig 4. Logic diagram

## 5. Pinning information

### 5.1 Pinning




Fig 5. Pin configuration SO16




Fig 6. Pin configuration TSSOP16 and SSOP16

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
D0	15	data input 0
D1	1	data input 1
D2	10	data input 2
D3	9	data input 3
Q0	3	flip-flop output 0
Q1	2	flip-flop output 1
Q2	6	flip-flop output 2
Q3	7	flip-flop output 3
CPD	4	count down clock input <sup>[1]</sup>
CPU	5	count up clock input <sup>[1]</sup>
GND	8	ground (0 V)
PL	11	asynchronous parallel load input (active LOW)
TCU	12	terminal count up (carry) output (active LOW)
TCD	13	terminal count down (borrow) output (active LOW)
MR	14	asynchronous master reset input (active HIGH)
V <sub>CC</sub>	16	supply voltage

[1] LOW-to-HIGH, edge triggered.

## 6. Functional description

Table 3. Function table<sup>[1]</sup>

Operating mode	Inputs									Outputs				
	MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD
Reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
Parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	L	X	H	H	H	H	H	H	H	H	L	H
	L	L	H	X	H	H	H	H	H	H	H	H	H	H
Count up	L	H	↑	H	X	X	X	X	count up				H <sup>[2]</sup>	H
Count down	L	H	H	↑	X	X	X	X	count down				H	H <sup>[3]</sup>

[1] H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition.

[2] TCU = CPU at terminal count up (HHHH)

[3] TCD = CPD at terminal count down (LLLL).



- (1) Clear overrides load, data and count inputs.
- (2) When counting up, the count down clock input (CPD) must be HIGH, when counting down the count up clock input (CPU) must be HIGH.

#### Sequence

Clear (reset outputs to zero);

load (preset) to binary thirteen;

count up to fourteen, fifteen, terminal count up, zero, one and two;

count down to one, zero, terminal count down, fifteen, fourteen and thirteen.

**Fig 7. Typical clear, load and count sequence**

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	[1]	-	±20 mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V	[1]	-	±20 mA
I <sub>O</sub>	output current	V <sub>O</sub> = -0.5 V to V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-	-50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO16 package	[2]	-	500 mW
		SSOP16 package	[2]	-	500 mW
		TSSOP16 package	[2]	-	500 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO16 packages: above 70 °C the value of P<sub>tot</sub> derates linearly at 8 mW/K.

For SSOP16 and TSSOP16 packages: above 60 °C the value of P<sub>tot</sub> derates linearly at 5.5 mW/K.

## 8. Recommended operating conditions

**Table 5. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>74HC193</b>						
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	ns/V
<b>74HCT193</b>						
V <sub>CC</sub>	supply voltage		4.5	5.0	5.5	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 4.5 V	-	1.67	139	ns/V

## 9. Static characteristics

**Table 6. Static characteristics type 74HC193**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = 25 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	-	
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.48	5.81	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	-	
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 2.0 V	-	0	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 4.5 V	-	0	0.1	V
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 6.0 V	-	0	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 6.0 V	-	0.16	0.26	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 6.0 V	-	-	±0.1	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	8.0	µA
C <sub>i</sub>	input capacitance		-	3.5	-	pF
<b>T<sub>amb</sub> = -40 °C to +85 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	-	
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.0 V	1.9	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 4.5 V	4.4	-	-	V
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 6.0 V	5.9	-	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.84	-	-	V
		I <sub>O</sub> = -5.2 mA; V <sub>CC</sub> = 6.0 V	5.34	-	-	V

**Table 6. Static characteristics type 74HC193 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	$\pm 1.0$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 6.0 \text{ V}$	-	-	80	$\mu A$
$T_{amb} = -40 \text{ }^{\circ}\text{C}$ to $+125 \text{ }^{\circ}\text{C}$						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20 \mu A; V_{CC} = 2.0 \text{ V}$	1.9	-	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 \text{ V}$	4.4	-	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 \text{ V}$	5.9	-	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_O = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	$\pm 1.0$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 6.0 \text{ V}$	-	-	160	$\mu A$

**Table 7. Static characteristics type 74HCT193**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$T_{amb} = 25 \text{ }^{\circ}\text{C}$						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$	2.0	1.6	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V}$ to $5.5 \text{ V}$	-	1.2	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$				
		$I_O = -20 \mu A$	4.4	4.5	-	V
		$I_O = -4.0 \text{ mA}$	3.98	4.32	-	V

**Table 7. Static characteristics type 74HCT193 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V				
		$I_O = 20 \mu A$	-	0	0.1	V
		$I_O = 4.0$ mA	-	0.15	0.26	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	$\pm 0.1$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	8.0	$\mu A$
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at $V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pin Dn	-	35	126	$\mu A$
		pins CPU, CPD	-	140	504	$\mu A$
		pin $\overline{PL}$	-	65	234	$\mu A$
		pin MR	-	105	378	$\mu A$
$C_i$	input capacitance		-	3.5	-	pF
<b><math>T_{amb} = -40</math> °C to +85 °C</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_O = -4.0$ mA	3.84	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V				
		$I_O = 20 \mu A$	-	-	0.1	V
		$I_O = 4.0$ mA	-	-	0.33	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	$\pm 1.0$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	80	$\mu A$
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at $V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pin Dn	-	-	157.5	$\mu A$
		pins CPU, CPD	-	-	630	$\mu A$
		pin $\overline{PL}$	-	-	292.5	$\mu A$
		pin MR	-	-	472.5	$\mu A$
<b><math>T_{amb} = -40</math> °C to +125 °C</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_O = -4.0$ mA	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V				
		$I_O = 20 \mu A$	-	-	0.1	V
		$I_O = 4.0$ mA	-	-	0.4	V

**Table 7. Static characteristics type 74HCT193 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_I$	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	$\pm 1.0$	$\mu A$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	160	$\mu A$
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at V <sub>CC</sub> or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pin D <sub>n</sub>	-	-	171.5	$\mu A$
		pins CPU, CPD	-	-	686	$\mu A$
		pin $\overline{PL}$	-	-	318.5	$\mu A$
		pin MR	-	-	514.5	$\mu A$

## 10. Dynamic characteristics

**Table 8. Dynamic characteristics type 74HC193**

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_{pd}$	propagation delay	CPU, CPD to Qn; see <a href="#">Figure 8</a>	[1]	-						
		$V_{CC} = 2.0 \text{ V}$	-	63	215	-	270	-	325	ns
		$V_{CC} = 4.5 \text{ V}$	-	23	43	-	54	-	65	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	37	-	46	-	55	ns
		CPU to $\overline{\text{TCU}}$ ; see <a href="#">Figure 9</a>								
		$V_{CC} = 2.0 \text{ V}$	-	39	125	-	155	-	190	ns
		$V_{CC} = 4.5 \text{ V}$	-	14	25	-	31	-	38	ns
		$V_{CC} = 6.0 \text{ V}$	-	11	21	-	26	-	32	ns
		CPD to $\overline{\text{TCD}}$ ; see <a href="#">Figure 9</a>								
		$V_{CC} = 2.0 \text{ V}$	-	39	125	-	155	-	190	ns
		$V_{CC} = 4.5 \text{ V}$	-	14	25	-	31	-	38	ns
		$V_{CC} = 6.0 \text{ V}$	-	11	21	-	26	-	32	ns
		PL to Qn; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	-	69	220	-	275	-	330	ns
		$V_{CC} = 4.5 \text{ V}$	-	25	44	-	55	-	66	ns
		$V_{CC} = 6.0 \text{ V}$	-	20	37	-	47	-	56	ns
		MR to Qn; see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	-	58	200	-	250	-	300	ns
		$V_{CC} = 4.5 \text{ V}$	-	21	40	-	50	-	60	ns
		$V_{CC} = 6.0 \text{ V}$	-	17	34		43	-	51	ns
		Dn to Qn; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	-	69	210	-	265	-	315	ns
		$V_{CC} = 4.5 \text{ V}$	-	25	42	-	53	-	63	ns
		$V_{CC} = 6.0 \text{ V}$	-	20	36	-	45	-	54	ns
		PL to $\overline{\text{TCU}}$ , PL to $\overline{\text{TCD}}$ ; see <a href="#">Figure 13</a>								
		$V_{CC} = 2.0 \text{ V}$	-	80	290	-	365	-	435	ns
		$V_{CC} = 4.5 \text{ V}$	-	29	58	-	73	-	87	ns
		$V_{CC} = 6.0 \text{ V}$	-	23	49	-	62	-	74	ns
		MR to $\overline{\text{TCU}}$ , MR to $\overline{\text{TCD}}$ ; see <a href="#">Figure 13</a>								
		$V_{CC} = 2.0 \text{ V}$	-	74	285	-	355	-	430	ns
		$V_{CC} = 4.5 \text{ V}$	-	27	57	-	71	-	86	ns
		$V_{CC} = 6.0 \text{ V}$	-	22	48	-	60	-	73	ns

Table 8. Dynamic characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_{pd}$	propagation delay	Dn to $\overline{\text{TCU}}$ , Dn to $\overline{\text{TCD}}$ ; see <a href="#">Figure 13</a>								
		$V_{CC} = 2.0 \text{ V}$	-	80	290	-	365	-	435	ns
		$V_{CC} = 4.5 \text{ V}$	-	29	58	-	73	-	87	ns
		$V_{CC} = 6.0 \text{ V}$	-	23	49	-	62	-	74	ns
$t_{THL}$	HIGH to LOW output transition time	see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
$t_{TLH}$	LOW to HIGH output transition time	see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
$t_w$	pulse width	CPU, CPD (HIGH or LOW); see <a href="#">Figure 8</a>								
		$V_{CC} = 2.0 \text{ V}$	100	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
		MR (HIGH); see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	100	25	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	9	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	7	-	21	-	26	-	ns
		PL (LOW); see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	100	19	-	125	-	150	-	ns
		$V_{CC} = 4.5 \text{ V}$	20	7	-	25	-	30	-	ns
		$V_{CC} = 6.0 \text{ V}$	17	6	-	21	-	26	-	ns
$t_{rec}$	recovery time	PL to CPU, CPD; see <a href="#">Figure 10</a>								
		$V_{CC} = 2.0 \text{ V}$	50	8	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	10	3	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	9	2	-	11	-	13	-	ns
		MR to CPU, CPD; see <a href="#">Figure 11</a>								
		$V_{CC} = 2.0 \text{ V}$	50	0	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}$	10	0	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}$	9	0	-	11	-	13	-	ns
$t_{su}$	set-up time	Dn to $\overline{\text{PL}}$ ; see <a href="#">Figure 12</a> ; note: CPU = CPD = HIGH								
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-	20	-	ns

Table 8. Dynamic characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_h$	hold time	Dn to PL; see <a href="#">Figure 12</a>								
		$V_{CC} = 2.0 \text{ V}$	0	−14	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	−5	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	−4	-	0		0	-	ns
		CPU to CPD, CPD to CPU; see <a href="#">Figure 14</a>								
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	8	6	-	17	-	20	-	ns
		CPU, CPD; see <a href="#">Figure 8</a>								
$f_{max}$	maximum frequency	$V_{CC} = 2.0 \text{ V}$	4.0	13.5	-	3.2	-	2.6	-	MHz
		$V_{CC} = 4.5 \text{ V}$	20	41	-	16	-	13	-	MHz
		$V_{CC} = 6.0 \text{ V}$	24	49	-	19	-	15	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = \text{GND to } V_{CC};$ $V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$	[2]	-	24	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

[2]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;

$C_L$  = output load capacitance in pF;

$V_{CC}$  = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

Table 9. Dynamic characteristics type 74HCT193

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_{pd}$	propagation delay	CPU, CPD to Qn; see <a href="#">Figure 8</a>	[1]							
		V <sub>CC</sub> = 4.5 V	-	23	43	-	54	-	65	ns
		CPU to TCU; see <a href="#">Figure 9</a>								
		V <sub>CC</sub> = 4.5 V	-	15	27	-	34	-	41	ns
		CPD to TCD; see <a href="#">Figure 9</a>								
		V <sub>CC</sub> = 4.5 V	-	15	27	-	34	-	41	ns
		PL to Qn; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	-	26	46	-	58	-	69	ns
		MR to Qn; see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	-	22	40	-	50	-	60	ns
		Dn to Qn; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	-	27	46	-	58	-	69	ns
		PL to TCU, PL to TCD; see <a href="#">Figure 13</a>								
		V <sub>CC</sub> = 4.5 V	-	31	55	-	69	-	83	ns
$t_{THL}$	HIGH to LOW output transition time	see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
$t_{TLH}$	LOW to HIGH output transition time	see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
$t_w$	pulse width	CPU, CPD (HIGH or LOW); see <a href="#">Figure 8</a>								
		V <sub>CC</sub> = 4.5 V	25	11	-	31	-	38	-	ns
		MR (HIGH); see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	20	7	-	25	-	30	-	ns
		PL (LOW); see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	20	8	-	25	-	30	-	ns
$t_{rec}$	recovery time	PL to CPU, CPD; see <a href="#">Figure 10</a>								
		V <sub>CC</sub> = 4.5 V	10	2	-	13	-	15	-	ns
		MR to CPU, CPD; see <a href="#">Figure 11</a>								
		V <sub>CC</sub> = 4.5 V	10	0	-	13	-	15	-	ns

**Table 9.** Dynamic characteristics type 74HCT193 ...continued

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
$t_{su}$	set-up time	Dn to PL; see <a href="#">Figure 12</a> ; note: CPU = CPD = HIGH								
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
$t_h$	hold time	Dn to PL; see <a href="#">Figure 12</a>								
		$V_{CC} = 4.5 \text{ V}$	0	-6	-	0	-	0	-	ns
		CPU to CPD, CPD to CPU; see <a href="#">Figure 14</a>								
		$V_{CC} = 4.5 \text{ V}$	16	7	-	20	-	24	-	ns
$f_{max}$	maximum frequency	CPU, CPD; see <a href="#">Figure 8</a>								
		$V_{CC} = 4.5 \text{ V}$	20	43	-	16	-	13	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = \text{GND to } V_{CC} - 1.5 \text{ V};$ [2] $V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$	-	26	-	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .

[2]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;


$C_L$  = output load capacitance in pF;

$V_{CC}$  = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## 11. Waveforms




Measurement points are given in [Table 10](#).


$t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


**Fig 8.** The clock (CPU, CPD) to output (Qn) propagation delays, the clock pulse width, and the maximum clock pulse frequency



**Fig 9. The clock (CPU, CPD) to terminal count output (TCU, TCD) propagation delays**



**Fig 10. The parallel load input (PL) and data (Dn) to Qn output propagation delays and PL removal time to clock input (CPU, CPD)**




Measurement points are given in [Table 10](#).

$t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 11. The master reset input (MR) pulse width, MR to Qn propagation delays, MR to CPU, CPD removal time and output transition times**




The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in [Table 10](#).

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 12. The data input (Dn) to parallel load input (PL) set-up and hold times**




Measurement points are given in [Table 10](#).

$t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Logic levels  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 13. The data input ( $D_n$ ), parallel load input ( $PL$ ) and the master reset input ( $MR$ ) to the terminal count outputs ( $TCU, TCD$ ) propagation delays**




Measurement points are given in [Table 10](#).

**Fig 14. The CPU to CPD or CPD to CPU hold times**

**Table 10. Measurement points**

<b>Type</b>	<b>Input</b>		<b>Output</b>
	$V_M$	$V_I$	
74HC193	$0.5 \times V_{CC}$	GND to $V_{CC}$	$0.5 \times V_{CC}$
74HCT193	1.3 V	GND to 3 V	1.3 V



001aad983

Test data is given in [Table 11](#).

Definitions test circuit:

$R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator

$C_L$  = Load capacitance including jig and probe capacitance

$R_L$  = Load resistor

$S1$  = Test selection switch

**Fig 15. Test circuit for measuring switching times**

**Table 11. Test data**

Type	Input		Load		S1 position
	$V_I$	$t_r, t_f$	$C_L$	$R_L$	
74HC193	$V_{CC}$	6 ns	15 pF, 50 pF	1 k $\Omega$	open
74HCT193	3 V	6 ns	15 pF, 50 pF	1 k $\Omega$	open

## 12. Application information





Fig 16. Application for cascaded up/down counter with parallel load

## 13. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.75 0.10	0.25 1.25	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

- Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 17. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1





Fig 18. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.1 0.05	0.15 0.080	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				-99-12-27 03-02-18

**Fig 19. Package outline SOT403-1 (TSSOP16)**

## 14. Abbreviations

**Table 12. Abbreviations**

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 15. Revision history

**Table 13. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT193 v.5	20160129	Product data sheet	-	74HC_HCT193 v.4
Modifications:	<ul style="list-style-type: none"> <li>Type numbers 74HC193N and 74HCT193N (SOT38-4) removed.</li> </ul>			
74HC_HCT193 v.4	20130624	Product data sheet	-	74HC_HCT193 v.3
Modifications:	<ul style="list-style-type: none"> <li>General description updated.</li> </ul>			
74HC_HCT193 v.3	20070523	Product data sheet	-	74HC_HCT193_CNV v.2
Modifications:	<ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Family specification included</li> </ul>			
74HC_HCT193_CNV v.2	19970828	Product specification	-	-