

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# 74HCT9046A

# PLL with band gap controlled VCO Rev. 7 — 29 February 2016

**Product data sheet** 

#### 1. **General description**

The 74HCT9046A. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

#### **Features and benefits** 2.

- Operation power supply voltage range from 4.5 V to 5.5 V
- Low power consumption
- Complies with JEDEC standard no. 7A
- Inhibit control for ON/OFF keying and for low standby power consumption
- center frequency up to 17 MHz (typical) at V<sub>CC</sub> = 5.5 V
- Choice of two phase comparators:
  - ◆ PC1: EXCLUSIVE-OR
  - PC2: Edge-triggered JK flip-flop
- No dead zone of PC2
- Charge pump output on PC2, whose current is set by an external resistor R<sub>bias</sub>
- center frequency tolerance ±10 %
- Excellent Voltage Controlled Oscillator (VCO) linearity
- Low frequency drift with supply voltage and temperature variations
- On-chip band gap reference
- Glitch free operation of VCO, even at very low frequencies
- Zero voltage offset due to operational amplifier buffering
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V



## 3. Applications


- FM modulation and demodulation where a small center frequency tolerance is essential
- Frequency synthesis and multiplication where a low jitter is required (e.g. video picture-in-picture)
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control

## 4. Ordering information


Table 1. Ordering information


Type number	Package						
	Temperature range	Name	Description	Version			
74HCT9046AD	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HCT9046APW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			

## 5. Block diagram



## 6. Functional diagram






Logic diagram Fig 4.

All information provided in this document is subject to legal disclaimers

## 7. Pinning information

## 7.1 Pinning



## 7.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
GND	1	ground (0 V) of phase comparators
PC1_OUT/PCP_OUT	2	phase comparator 1 output or phase comparator pulse output
COMP_IN	3	comparator input
VCO_OUT	4	VCO output
INH	5	inhibit input
C1A	6	capacitor C1 connection A
C1B	7	capacitor C1 connection B
GND	8	ground (0 V) VCO
VCO_IN	9	VCO input
DEM_OUT	10	demodulator output
R1	11	resistor R1 connection
R2	12	resistor R2 connection
PC2_OUT	13	phase comparator 2 output; current source adjustable with R <sub>bias</sub>
SIG_IN	14	signal input
RB	15	bias resistor (R <sub>bias</sub> ) connection
V <sub>CC</sub>	16	supply voltage

## 8. Functional description

The 74HCT9046A is a phase-locked-loop circuit that comprises a linear VCO and two different phase comparators (PC1 and PC2) with a common signal input amplifier and a common comparator input, see <a href="Figure 1">Figure 1</a>. The signal input can be directly coupled to large voltage signals (CMOS level), or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 74HCT9046A forms a second-order loop PLL.

The principle of this phase-locked-loop is based on the familiar 74HCT4046A. However extra features are built-in, allowing very high-performance phase-locked-loop applications. This is done, at the expense of PC3, which is skipped in this 74HCT9046A. The PC2 is equipped with a current source output stage here. Further a band gap is applied for all internal references, allowing a small center frequency tolerance. The details are summed up in <a href="Section 8.1">Section 8.1</a>. If one is familiar with the 74HCT4046A already, it will do to read this section only.

#### 8.1 Differences with respect to the familiar 74HCT4046A

- A center frequency tolerance of maximum ±10 %.
- The on board band gap sets the internal references resulting in a minimal frequency shift at supply voltage variations and temperature variations.
- The value of the frequency offset is determined by an internal reference voltage of 2.5 V instead of V<sub>CC</sub> – 0.7 V; In this way the offset frequency will not shift over the supply voltage range.
- A current switch charge pump output on pin PC2\_OUT allows a virtually ideal
  performance of PC2; The gain of PC2 is independent of the voltage across the
  low-pass filter; Further a passive low-pass filter in the loop achieves an active
  performance. The influence of the parasitic capacitance of the PC2 output plays no
  role here, resulting in a true correspondence of the output correction pulse and the
  phase difference even up to phase differences as small as a few nanoseconds.
- Because of its linear performance without dead zone, higher impedance values for the filter, hence lower C-values, can be chosen; correct operation will not be influenced by parasitic capacitances as in case of the voltage source output using the 74HCT4046A.
- No PC3 on pin RB but instead a resistor connected to GND, which sets the load/unload currents of the charge pump (PC2).
- Extra GND pin 1 to allow an excellent FM demodulator performance even at 10 MHz and higher.
- Combined function of pin PC1\_OUT/PCP\_OUT. If pin RB is connected to V<sub>CC</sub> (no bias resistor R<sub>bias</sub>) pin PC1\_OUT/PCP\_OUT has its familiar function viz. output of PC1. If at pin RB a resistor (R<sub>bias</sub>) is connected to GND it is assumed that PC2 has been chosen as phase comparator. Connection of R<sub>bias</sub> is sensed by internal circuitry and this changes the function of pin PC1\_OUT/PCP\_OUT into a lock detect output (PCP\_OUT) with the same characteristics as PCP\_OUT of pin 1 of the 74HCT4046A.

 The inhibit function differs. For the 74HCT4046A a HIGH-level at the inhibit input (pin INH) disables the VCO and demodulator, while a LOW-level turns both on. For the 74HCT9046A a HIGH-level on the inhibit input disables the whole circuit to minimize standby power consumption.

#### 8.2 VCO

The VCO requires one external capacitor C1 (between pins C1A and C1B) and one external resistor R1 (between pins R1 and GND) or two external resistors R1 and R2 (between pins R1 and GND, and R2 and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required (see Figure 4).

The high input impedance of the VCO simplifies the design of the low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin DEM\_OUT. The DEM\_OUT voltage equals that of the VCO input. If DEM\_OUT is used, a series resistor (Rs) should be connected from pin DEM\_OUT to GND; if unused, DEM\_OUT should be left open. The VCO output (pin VCO\_OUT) can be connected directly to the comparator input (pin COMP\_IN), or connected via a frequency divider. The output signal has a duty cycle of 50 % (maximum expected deviation 1 %), if the VCO input is held at a constant DC level. A LOW-level at the inhibit input (pin INH) enables the VCO and demodulator, while a HIGH-level turns both off to minimize standby power consumption.

#### 8.3 Phase comparators

The signal input (pin SIG\_IN) can be directly coupled to the self-biasing amplifier at pin SIG\_IN, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### 8.3.1 Phase Comparator 1 (PC1)

This circuit is an EXCLUSIVE-OR network. The signal and comparator input frequencies  $(f_i)$  must have a 50 % duty cycle to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple  $(f_r = 2f_i)$  is suppressed, is:

$$V_{DEM\_OUT} = \frac{V_{CC}}{\pi} (\Phi_{SIG\_IN} - \Phi_{COMP\_IN})$$

where:

V<sub>DEM\_OUT</sub> is the demodulator output at pin DEM\_OUT

 $V_{DEM\_OUT} = V_{PC1\_OUT}$  (via low-pass)

The phase comparator gain is:  $K_p = \frac{V_{CC}}{\pi}(V/r)$ 

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin DEM\_OUT ( $V_{DEM\_OUT}$ ), is the resultant of the phase differences of signals (SIG\_IN) and the comparator input (COMP\_IN) as shown in Figure 6. The average of  $V_{DEM\_OUT}$  is equal to 0.5 $V_{CC}$  when there is no signal or noise at SIG\_IN and with this input the VCO oscillates at the center frequency ( $f_0$ ). Typical waveforms for the PC1 loop locked at  $f_0$  are shown in Figure 7. This figure also shows the

actual waveforms across the VCO capacitor at pins C1A and C1B ( $V_{C1A}$  and  $V_{C1B}$ ) to show the relation between these ramps and the VCO\_OUT voltage.

The frequency capture range  $(2f_0)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of the input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration remains locked even with very noisy input signals. Typical behavior of this type of phase comparator is that it may lock to input frequencies close to the harmonics of the VCO center frequency.





Fig 6. Phase comparator 1; average output voltage as a function of input phase difference



#### 8.3.2 Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty cycles of SIG\_IN and COMP\_IN are not important. PC2 comprises two D-type flip-flops, control gating and a 3-state output stage with sink and source transistors acting as current sources, henceforth called charge pump output of PC2. The circuit functions as an up-down counter (see <a href="Figure 4">Figure 4</a>) where SIG\_IN causes an up-count and COMP\_IN a down count. The current switch charge pump output allows a virtually ideal performance of PC2, due to appliance of some pulse overlap of the up and down signals, see <a href="Figure 8">Figure 8</a>a.

The pump current  $I_{cp}$  is independent from the supply voltage and is set by the internal band gap reference of 2.5 V.


$$I_{cp} = 17 \times \frac{2.5}{R_{bias}}(A)$$

Where R<sub>bias</sub> is the external bias resistor between pin RB and ground.


The current and voltage transfer function of PC2 are shown in Figure 9.

The phase comparator gain is:

$$K_P = \frac{|I_{cp}|}{2\pi} (A/r)$$




a. At every  $\Delta\Phi$ , even at zero  $\Delta\Phi$  both switches are closed simultaneously for a short period (typically 15 ns).




b. Comparable voltage-controlled switch

#### Fig 8. The current switch charge pump output of PC2



a. Current transfer

pump current 
$$\frac{|I_{cp}|}{2\pi} \Phi_{PC\_IN}$$



b. Voltage transfer. This transfer can be observed at PC2\_OUT by connecting a resistor (R = 10 k $\Omega$ ) between PC2\_OUT and 0.5V<sub>CC</sub>.

$$V_{DEM\_OUT} = V_{PC2\_OUT} = \frac{5}{4\pi} \Phi_{PC\_IN}$$

$$\Phi_{PC~IN} = (\Phi_{SIG~IN} - \Phi_{COMP~IN})$$

Fig 9. Phase comparator 2 current and voltage transfer characteristics


When the frequencies of SIG\_IN and COMP\_IN are equal but the phase of SIG\_IN leads that of COMP\_IN, the up output driver at PC2\_OUT is held 'ON' for a time corresponding to the phase difference ( $\Phi_{PC\_IN}$ ). When the phase of SIG\_IN lags that of COMP\_IN, the down or sink driver is held 'ON'.


74HCT9046A


When the frequency of SIG\_IN is higher than that of COMP\_IN, the source output driver is held 'ON' for most of the input signal cycle time and for the remainder of the cycle time both drivers are 'OFF' (3-state). If the SIG\_IN frequency is lower than the COMP\_IN frequency, then it is the sink driver that is held 'ON' for most of the cycle. Subsequently the voltage at the capacitor (C2) of the low-pass filter connected to PC2\_OUT varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high-impedance. Also in this condition the signal at the phase comparator pulse output (PCP\_OUT) has a minimum output pulse width equal to the overlap time, so can be used for indicating a locked condition.

Thus for PC2 no phase difference exists between SIG\_IN and COMP\_IN over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG\_IN the VCO adjust, via PC2, to its lowest frequency.

By using current sources as charge pump output on PC2, the dead zone or backlash time could be reduced to zero. Also, the pulse widening due to the parasitic output capacitance plays no role here. This enables a linear transfer function, even in the vicinity of the zero crossing. The differences between a voltage switch charge pump and a current switch charge pump are shown in <a href="Figure 11">Figure 11</a>.







- (1) Due to parasitic capacitance on PC2\_OUT.
- (2) Backlash time (dead zone).
- Response with traditional voltage-switch charge-pump PC2\_OUT (74HCT4046A).
- b. Response with current switch charge-pump PC2\_OUT as applied in the 74HCT9046A.

Fig 11. The response of a locked-loop in the vicinity of the zero crossing of the phase error

The design of the low-pass filter is somewhat different when using current sources. The external resistor R3 is no longer present when using PC2 as phase comparator. The current source is set by  $R_{bias}$ . A simple capacitor behaves as an ideal integrator now, because the capacitor is charged by a constant current. The transfer function of the voltage switch charge pump may be used. In fact it is even more valid, because the transfer function is no longer restricted for small changes only. Further the current is independent from both the supply voltage and the voltage across the filter. For one that is familiar with the low-pass filter design of the 74HCT4046A a relation may show how  $R_{bias}$  relates with a fictive series resistance, called R3'.

This relation can be derived by assuming first that a voltage controlled switch PC2 of the 74HCT4046A is connected to the filter capacitance C2 via this fictive R3' (see <u>Figure 8</u>b). Then during the PC2 output pulse the charge current equals:

$$|I_{cp}| = \frac{V_{CC} - V_{C2(0)}}{R3'}$$

With the initial voltage  $V_{C2(0)}$  at:  $0.5V_{CC}$  = 2.5 V,  $|I_{cp}| = \frac{2.5}{R3'}$ 

As shown before the charge current of the current switch of the 74HCT9046A is:

$$|I_{cp}| = 17 \times \frac{2.5}{R_{bias}}$$

Hence:

$$R3' = \frac{R_{bias}}{17}(\Omega)$$

Using this equivalent resistance R3' for the filter design the voltage can now be expressed as a transfer function of PC2; assuming ripple ( $f_r = f_i$ ) is suppressed, as:

$$K_{PC2} = \frac{5}{4\pi}(V/r)$$

Again this illustrates the supply voltage independent behavior of PC2.

#### 8.4 Loop filter component selection

Examples of PC2 combined with a passive filter are shown in <u>Figure 12</u> and <u>13</u>. <u>Figure 12</u> shows that PC2 with only a C2 filter behaves as a high-gain filter. For stability the damped version of <u>Figure 13</u> with series resistance R4 is preferred.

Practical design values for R<sub>bias</sub> are between 25 k $\Omega$  and 250 k $\Omega$  with R3' = 1.5 k $\Omega$  to 15 k $\Omega$  for the filter design. Higher values for R3' require lower values for the filter capacitance which is very advantageous at low values of the loop natural frequency  $\omega_n$ .




Fig 12. Simple loop filter for PC2 without damping




Fig 13. Simple loop filter for PC2 with damping

## 9. Limiting values

 $\tau_2 = R4 \times C2$ 

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$		-	±20	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I <sub>CC</sub>	supply current			-	+50	mA
I <sub>GND</sub>	ground current			-50	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$				
		SO16 package	<u>[1]</u>	-	500	mW
		TSSOP16 package	[2]	-	500	mW

- [1]  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.
- [2]  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

## 10. Recommended operating conditions

Table 4. Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		4.5	5.0	5.5	٧
VI	input voltage		0	-	V <sub>CC</sub>	٧
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	٧
T <sub>amb</sub>	ambient temperature		-40		+125	°C
Δt/ΔV	input transition rise and fall rate	pin INH; V <sub>CC</sub> = 4.5 V	-	1.67	139	ns/V

## 11. Static characteristics

#### Table 5. Static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
Phase com	nparator section					
V <sub>IH</sub>	HIGH-level input voltage	pins SIG_IN and COMP_IN;	3.15	2.4	-	٧
		$V_{CC}$ = 4.5 V; DC coupled				
V <sub>IL</sub>	LOW-level input voltage	pins SIG_IN and COMP_IN;	-	2.1	1.35	٧
		$V_{CC}$ = 4.5 V; DC coupled				
$V_{OH}$	HIGH-level output voltage	pins PCP_OUT and PCn_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -20 \mu A$	4.4	4.5	-	٧
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	٧
V <sub>OL</sub>	LOW-level output voltage	pins PCP_OUT and PCn_OUT; V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 μA	-	0	0.1	٧
		I <sub>O</sub> = 4.0 mA	-	0.15	0.26	٧
I <sub>I</sub>	input leakage current	pins SIG_IN and COMP_IN;	-	-	±30	μΑ
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
l <sub>OZ</sub>	OFF-state output current	pin PC2_OUT; $V_{CC} = 5.5 \text{ V}$ ; $V_{I} = V_{IH} \text{ or } V_{IL}$ ; $V_{O} = V_{CC} \text{ or GND}$	-	-	±0.5	μΑ
R <sub>I</sub>	input resistance	SIG_IN and COMP_IN;	-	250	-	kΩ
		$V_{CC} = 4.5 \text{ V}$ ; $V_I$ at self-bias operating point; $\Delta V_I = 0.5 \text{ V}$ ; see Figure 14, 15 and 16				
R <sub>bias</sub>	bias resistance	$V_{CC} = 4.5 \text{ V}$	25	-	250	kΩ
I <sub>cp</sub>	charge pump current	$V_{CC} = 4.5 \text{ V}; R_{bias} = 40 \text{ k}\Omega$	±0.53	±1.06	±2.12	mA
VCO section	on	·	l .	1	1	1
V <sub>IH</sub>	HIGH-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	2.0	1.6	-	V
$V_{IL}$	LOW-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	-	1.2	0.8	V

 Table 5.
 Static characteristics ...continued

V <sub>OH</sub>	HIGH-level output voltage					
	2 2 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu A$	4.4	4.5	-	٧
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$				
		I <sub>O</sub> = 20 μA	-	0	0.1	V
		$I_O = 4.0 \text{ mA}$	-	0.15	0.26	٧
		pins C1A and C1B; $V_{CC}$ = 4.5 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 4.0 mA	-	-	0.40	V
l <sub>l</sub>	input leakage current	pins INH and VCO_IN; V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = V <sub>CC</sub> or GND	-	-	±0.1	μА
R1	resistor 1	$V_{CC} = 4.5 \text{ V}$	3	-	300	kΩ
R2	resistor 2	V <sub>CC</sub> = 4.5 V	3	-	300	kΩ
C1	capacitor 1	V <sub>CC</sub> = 4.5 V	40	-	no limit	pF
V <sub>VCO_IN</sub>	voltage on pin VCO_IN	over the range specified for R1				
		V <sub>CC</sub> = 4.5 V	1.1	-	3.4	٧
		V <sub>CC</sub> = 5.0 V	1.1	-	3.9	٧
		V <sub>CC</sub> = 5.5 V	1.1	-	4.4	٧
Demodulat	tor section					
R <sub>s</sub>	series resistance	$V_{CC}$ = 4.5 V; at R <sub>s</sub> > 300 kΩ the leakage current can influence $V_{DEM\_OUT}$	50	-	300	kΩ
V <sub>offset</sub>	offset voltage	VCO_IN to $V_{DEM\_OUT}$ ; $V_{CC} = 4.5 \text{ V}$ ; $V_{I} = V_{VCO\_IN} = 0.5 V_{CC}$ ; values taken over $R_s$ range; see Figure 17	-	±20	-	mV
$R_{dyn}$	dynamic resistance	DEM_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_{DEM\_OUT} = 0.5 V_{CC}$	-	25	-	Ω
General						
I <sub>CC</sub>	supply current	disabled; $V_{CC} = 5.5 \text{ V}$ ; pin INH at $V_{CC}$	-	-	8.0	μА
Δl <sub>CC</sub>	additional supply current	pin INH; $V_I = V_{CC} - 2.1 \text{ V}$ ; $V_{CC} = 4.5 \text{ V}$ ; other inputs at $V_{CC}$ or GND;	-	100	360	μА
Cı	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -40	) °C to +85 °C	·		1	1	1
Phase con	nparator section					
V <sub>IH</sub>	HIGH-level input voltage	pins SIG_IN and COMP_IN; V <sub>CC</sub> = 4.5 V; DC coupled	3.15	-	-	V
V <sub>IL</sub>	LOW-level input voltage	pins SIG_IN and COMP_IN;  V <sub>CC</sub> = 4.5 V; DC coupled	-	-	1.35	V

 Table 5.
 Static characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	pins PCP_OUT and PCn_OUT; V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		$I_O = -20 \mu A$	4.4	-	-	٧
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
V <sub>OL</sub>	LOW-level output voltage	pins PCP_OUT and PCn_OUT; V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 20 μA	-	-	0.1	٧
		$I_O = 4.0 \text{ mA}$	-	-	0.33	V
l <sub>l</sub>	input leakage current	SIG_IN and COMP_IN; $V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±38	μА
l <sub>OZ</sub>	OFF-state output current	PC2_OUT; $V_{CC} = 5.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$ ; $V_O = V_{CC} \text{ or GND}$	-	-	±5.0	μА
VCO section	on					
V <sub>IH</sub>	HIGH-level input voltage	pin INH; V <sub>CC</sub> = 4.5 V to 5.5 V; DC coupled	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	pin INH; V <sub>CC</sub> = 4.5 V to 5.5 V; DC coupled	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	pin VCO_OUT; V <sub>CC</sub> = 4.5 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		$I_{O} = -20 \mu A$	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	٧
V <sub>OL</sub>	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	٧
		I <sub>O</sub> = 4.0 mA	-	-	0.33	٧
		pins C1A and C1B; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 4.0 \text{ mA}$	-	-	0.47	V
l <sub>l</sub>	input leakage current	pins INH and VCO_IN;	-	-	±1.0	μΑ
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
General					•	
I <sub>CC</sub>	supply current	disabled; $V_{CC} = 5.5 \text{ V}$ ; pin INH at $V_{CC}$	-	-	80.0	μА
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; $V_{CC} = 4.5 \text{ V}$ ; other inputs at $V_{CC}$ or GND;	-	-	450	μА
$T_{amb} = -40$	°C to +125 °C	ľ	1	1	1	1
Phase com	parator section					
V <sub>IH</sub>	HIGH-level input voltage	pins SIG_IN and COMP_IN; V <sub>CC</sub> = 4.5 V; DC coupled	3.15	-	-	V
V <sub>IL</sub>	LOW-level input voltage	pins SIG_IN and COMP_IN;	-	-	1.35	V
<i>-</i> -		V <sub>CC</sub> = 4.5 V; DC coupled				

 Table 5.
 Static characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	HIGH-level output voltage	pins PCP_OUT and PCn_OUT;				
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -20 \mu A$	4.4	-	-	V
		$I_O = -4.0 \text{ mA}$	3.7	-	-	V
V <sub>OL</sub>	LOW-level output voltage	pins PCP_OUT and PCn_OUT;				
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	V
		$I_O = 4.0 \text{ mA}$	-	-	0.4	V
I <sub>I</sub>	input leakage current	pins SIG_IN and COMP_IN;	-	-	±45	μА
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$				
l <sub>OZ</sub>	OFF-state output current	pin PC2_OUT; $V_{CC} = 5.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$ ; $V_O = V_{CC} \text{ or GND}$	-	-	±10.0	μΑ
VCO section	on	,	•	•		
V <sub>IH</sub>	HIGH-level input voltage	pin INH; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; DC coupled	2.0	-	-	٧
V <sub>IL</sub>	LOW-level input voltage	pin INH; V <sub>CC</sub> = 4.5 V to 5.5 V; DC coupled	-	-	8.0	٧
V <sub>OH</sub>	HIGH-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$				
		$I_O = -20 \mu A$	4.4	-	-	V
		$I_O = -4.0 \text{ mA}$	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	pin VCO_OUT; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH} \text{ or } V_{IL}$				
		I <sub>O</sub> = 20 μA	-	-	0.1	٧
		I <sub>O</sub> = 4.0 mA	-	-	0.4	٧
		pins C1A and C1B; $V_{CC} = 4.5 \text{ V}$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 4.0 \text{ mA}$	-	-	0.54	V
l <sub>l</sub>	input leakage current	pins INH and VCO_IN;	-	-	±1.0	μΑ
		$V_{CC} = 5.5 \text{ V}$ ; $V_{CC}$ or GND				
General					-	
I <sub>CC</sub>	supply current	disabled; $V_{CC} = 5.5 \text{ V}$ ; pin INH at $V_{CC}$	-	-	160.0	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; $V_{CC} = 4.5 \text{ V}$ ; other inputs at $V_{CC}$ or GND;	-	-	490	μА




Fig 14. Typical input resistance curve at SIG\_IN and COMP\_IN




Fig 15. Input resistance at SIG\_IN; COMP\_IN with  $\Delta V_I = 0.5 \text{ V}$  at self-bias point




Fig 16. Input current at SIG\_IN; COMP\_IN with  $\Delta V_I = 0.5 \text{ V}$  at self-bias point




Fig 17. Offset voltage at demodulator output as a function of VCO\_IN and R<sub>s</sub>

## 12. Dynamic characteristics

#### Table 6. Dynamic characteristics[1]

 $GND = 0 \ V; t_r = t_f = 6 \ ns; C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C						
Phase com	parator section						
t <sub>pd</sub>	propagation delay	SIG_IN, COMP_IN to PC1_OUT;		-	23	40	ns
		V <sub>CC</sub> = 4.5 V; see <u>Figure 18</u>					
		SIG_IN, COMP_IN to PCP_OUT;		-	35	68	ns
		$V_{CC} = 4.5 \text{ V}$ ; see Figure 18					
t <sub>en</sub>	enable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see Figure 19		-	30	56	ns
t <sub>dis</sub>	disable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see Figure 19		-	36	65	ns
t <sub>t</sub>	transition time	V <sub>CC</sub> = 4.5 V; see Figure 18		-	7	15	ns
$V_{i(p-p)}$	peak-to-peak input voltage	pin SIGN_IN or COMP_IN; $V_{CC} = 4.5 \text{ V}$ ; AC coupled; $f_i = 1 \text{ MHz}$	[4]	-	50	-	mV
VCO section	on						-
Δf	frequency deviation	$V_{CC} = 5.0 \text{ V}; V_{VCO\_IN} = 3.9 \text{ V};$ R1 = 10 k $\Omega$ ; R2 = 10 k $\Omega$ ; C1 = 1 nF	<u>[5]</u>	-10	-	+10	%
f <sub>0</sub>	center frequency	$V_{CC}$ = 4.5 V; duty cycle = 50 %; $V_{VCO\_IN}$ = 0.5 $V_{CC}$ ; R1 = 4.3 kΩ; R2 = $\infty$ Ω; C1 = 40 pF; see Figure 23 and 31		11.0	15.0	-	MHz
		$\begin{array}{l} \text{V}_{\text{CC}} = 5 \text{ V; duty cycle} = 50 \text{ %;} \\ \text{V}_{\text{VCO\_IN}} = 0.5 \text{V}_{\text{CC}}; \text{R1} = 3 \text{ k}\Omega; \\ \text{R2} = \infty \; \Omega; \text{C1} = 40 \text{ pF; see } \underline{\text{Figure 23}} \\ \text{and } \underline{31} \end{array}$		-	16.0	-	MHz
Δf/f	relative frequency variation	$V_{CC}$ = 4.5 V; R1 = 100 kΩ; R2 = ∞ Ω; C1 = 100 pF; see Figure 24 and 25	<u>[6]</u>	-	0.4	-	%
δ	duty cycle	VCO_OUT; V <sub>CC</sub> = 4.5 V		-	50	-	%
General							
C <sub>PD</sub>	power dissipation capacitance		[2][3]	-	20	-	pF
$T_{amb} = -40$	°C to +85 °C						
Phase com	parator section						
t <sub>pd</sub>	propagation delay	SIG_IN, COMP_IN to PC1_OUT;		-	-	50	ns
		$V_{CC} = 4.5 \text{ V}$ ; see Figure 18					
		SIG_IN, COMP_IN to PCP_OUT;		-	-	85	ns
		V <sub>CC</sub> = 4.5 V; see <u>Figure 18</u>					
t <sub>en</sub>	enable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see <u>Figure 19</u>		-	-	70	ns
t <sub>dis</sub>	disable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see <u>Figure 19</u>		-	-	81	ns
t <sub>t</sub>	transition time	V <sub>CC</sub> = 4.5 V; see <u>Figure 18</u>		-	-	19	ns

#### Table 6. Dynamic characteristics [1] ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
VCO section	on	,					
Δf/ΔΤ	frequency variation with temperature	$V_{CC}$ = 4.5 V; $V_{VCO\_IN}$ = 0.5 $V_{CC}$ ; recommended range: R1 = 10 k $\Omega$ ; R2 = 10 k $\Omega$ ; C1 = 1 nF; see Figure 20, 21 and 22	[7]	-	0.06	-	%/K
$T_{amb} = -40$	°C to +125 °C						
Phase com	parator section						
t <sub>pd</sub>	propagation delay	SIG_IN, COMP_IN to PC1_OUT;		-	-	60	ns
		V <sub>CC</sub> = 4.5 V; see <u>Figure 18</u>					
		SIG_IN, COMP_IN to PCP_OUT;		-	-	102	ns
		V <sub>CC</sub> = 4.5 V; see <u>Figure 18</u>					
t <sub>en</sub>	enable time	SIG_IN, COMP_IN to PC2_OUT; V <sub>CC</sub> = 4.5 V; see Figure 19		-	-	84	ns
t <sub>dis</sub>	disable time	SIG_IN, COMP_IN to PC2_OUT;		-	-	98	ns
		V <sub>CC</sub> = 4.5 V; see <u>Figure 19</u>					
t <sub>t</sub>	transition time	V <sub>CC</sub> = 4.5 V; see Figure 18		-	-	22	ns

- [1] tpd is the same as tpLH and tpHL; tdis is the same as tpLZ and tpHZ; ten is the same as tpZL and tpHZ; tt is the same as tpLH and tpHL.
- [2]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = total load switching outputs;

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$$

- [3] Applies to the phase comparator section only (pin INH = HIGH). For power dissipation of the VCO and demodulator sections, see Figure 26, 27 and 28.
- [4] This is the (peak to peak) input sensitivity.
- [5] This is the center frequency tolerance.
- [6] This is the frequency linearity.
- [7] This is the frequency stability with temperature change.






Fig 18. Waveforms showing input (SIG\_IN and COMP\_IN) to output (PCP\_OUT and PC1\_OUT) propagation delays and the output transition times








Fig 21. Frequency stability of the VCO as a function of ambient temperature with supply voltage as a parameter

