## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Mar 04 IC24 Data Handbook 1998 Jun 10



74LV377

### **FEATURES**

- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between  $V_{CC}$  = 2.7V and  $V_{CC}$  = 3.6V
- Typical V<sub>OLP</sub> (output ground bounce)  $< 0.8V @ V_{CC} = 3.3V$ ,  $T_{amb} = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot)  $> 2V @ V_{CC} = 3.3V$ , T<sub>amb</sub> = 25°C
- Ideal for addressable register applications
- Data enable for address and data synchronization applications
- Eight positive-edge triggered D-type flip-flops
- Output capability: standard
- I<sub>CC</sub> category: MSI

### QUICK REFERENCE DATA

#### GND = 0V; $T_{amb} = 25^{\circ}C$ ; $t_r = t_f \le 2.5$ ns

## DESCRIPTION

The 74LV377 is a low-voltage CMOS device and is pin and function compatible with 74HC/HCT377.

The 74LV377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. A common clock (CP) input loads all flip-flops simultaneously when the data enable  $(\overline{E})$  is LOW. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. The  $\overline{E}$  input must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15pF	13	ns	
f <sub>max</sub>	Maximum clock frequency	$V_{\rm CC} = 3.3 V$	77	MHz	
Cl	Input capacitance		3.5	pF	
C <sub>PD</sub> Power dissipation capacitance per flip-flop		Notes 1 and 2	20	pF	

NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ) P<sub>D</sub> = C<sub>PD</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>i</sub> +  $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) where: f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacity in pF; f<sub>o</sub> = output frequency in MHz; V<sub>CC</sub> = supply voltage in V;  $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of the outputs. 2. The condition is V<sub>I</sub> = GND to V<sub>CC</sub>

### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #	
20-Pin Plastic DIL	–40°C to +125°C	74LV377 N	74LV377 N	SOT146-1	
20-Pin Plastic SO	–40°C to +125°C	74LV377 D	74LV377 D	SOT163-1	
20-Pin Plastic SSOP Type II	–40°C to +125°C	74LV377 DB	74LV377 DB	SOT339-1	
20-Pin Plastic TSSOP Type I	–40°C to +125°C	74LV377 PW	74LV377PW DH	SOT360-1	

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION				
1	Ē	Data enable input (active-LOW)				
2, 5, 6, 9, 12, 15, 16, 19	$Q_0$ to $Q_7$	flip-flop outputs				
3, 4, 7, 8, 13, 14, 17, 18	D <sub>0</sub> to D <sub>7</sub>	Data inputs				
10	GND	Ground (0V)				
11	СР	Clock input (LOW-to-HIGH, edge-triggered)				
20	V <sub>CC</sub>	Positive supply voltage				

### **FUNCTION TABLE**

OPERATING MODES	I	NPUTS	;	OUTPUTS	
OPERATING MODES	СР	Ē	Dn	Q <sub>n</sub>	
Load "1"	↑	Ι	h	Н	
Load "0"	↑	Ι	Ι	L	
Hold (do nothing)	↑ X	h H	X X	No change No change	

Н HIGH voltage level =

HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

LOW voltage level =

LOW voltage level one set-up time prior to the = LOW-to-HIGH CP transition

LOW-to-HIGH CP transition

Don't care

h


L

Т

↑


Х

74LV377




## LOGIC SYMBOL

1998 Jun 10



### **FUNCTIONAL DIAGRAM**



3

## 74LV377

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	3.6	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$\begin{array}{l} V_{CC} = 1.0V \text{ to } 2.0V \\ V_{CC} = 2.0V \text{ to } 2.7V \\ V_{CC} = 2.7V \text{ to } 3.6V \end{array}$		- - - -	500 200 100	ns/V

NOTE:

1. The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 3.6V.

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
±I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5 V$	20	mA
±I <sub>OK</sub>	DC output diode current	$V_O < -0.5 \text{ or } V_O > V_{CC} + 0.5 V$	50	mA
±IO	DC output source or sink current – standard outputs	$-0.5V < V_{O} < V_{CC} + 0.5V$	25	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with -standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>tot</sub>	Power dissipation per package -plastic DIL -plastic mini-pack (SO) -plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +8	5°C	-40°C to	o +125°C	
			MIN	TYP <sup>1</sup>	МАХ	MIN	MAX	1
		V <sub>CC</sub> = 1.2V	0.9			0.9		
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.0V	1.4			1.4		V
	vollago	V <sub>CC</sub> = 2.7 to 3.6V	2.0			2.0		1
		V <sub>CC</sub> = 1.2V			0.3		0.3	
VIL	LOW level Input voltage	V <sub>CC</sub> = 2.0V			0.6		0.6	V
	voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8		0.8	1
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL}, -I_O = 100 \mu A$		1.2				
	HIGH level output voltage; all outputs	$V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	1.8	2.0		1.8		1
		$V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu A$	2.5	2.7		2.5		1
V <sub>OH</sub>		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}, -I_O = 100 \mu A$	2.8	3.0		2.8		V
	HIGH level output voltage; STANDARD outputs	$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $-I_O$ = 6mA	2.40	2.82		2.20		
		$V_{CC}$ = 1.2V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0				
	LOW level output	$V_{CC}$ = 2.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	1
	voltage; all outputs	$V_{CC}$ = 2.7V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	1
V <sub>OL</sub>		$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	V
	LOW level output voltage; STANDARD outputs	$V_{CC}$ = 3.0V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 6mA		0.25	0.40		0.50	
Ι <sub>Ι</sub>	Input leakage current	$V_{CC}$ = 3.6V; $V_{I}$ = $V_{CC}$ or GND			1.0		1.0	μA
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$			20.0		160	μA
$\Delta I_{CC}$	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_1 = V_{CC} - 0.6V$			500		850	μΑ

NOTE:

1. All typical values are measured at  $T_{amb} = 25^{\circ}C$ .

74LV377

### **AC CHARACTERISTICS**

 $GND = 0V; \, t_r = t_f \leq 2.5 ns; \, C_L = 50 pF; \, R_L = \!\! 1K\Omega$ 

			CONDITION			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	40 to +85 °	°C	-40 to -	+125 °C	UNIT		
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX			
			1.2	-	80	-	-	-			
	Propagation delay		2.0	-	27	51	-	61			
t <sub>PHL</sub> /t <sub>PLH</sub>	CP to Q <sub>n</sub>	Figure 1	2.7	-	20	38	-	45	ns		
			3.0 to 3.6	-	15 <sup>2</sup>	30	-	36			
			2.0	34	9	-	41	-			
tw	Clock pulse width HIGH or LOW	Figure 2	2.7	25	6	-	30	-	ns		
			3.0 to 3.6	20	5 <sup>2</sup>	-	24	-			
		1.2	-	25	-	-	-				
	Set-up time D <sub>n</sub> to CP	Set-up time	Set-up time		2.0	22	9	-	26	-	
t <sub>su</sub>		Figure 2	2.7	16	6	-	19	-	ns		
			3.0 to 3.6	13	5 <sup>2</sup>	- 1	15	-			
			1.2	-	10	-	-	-	26		
	Set-up time		2.0	22	4	-	26	-			
t <sub>su</sub>	E to CP	Figure 2	2.7	16	3	-	19	-	ns		
			3.0 to 3.6	13	2 <sup>2</sup>	-	15	-			
			1.2	-	-15	-	-	-			
	Hold time		2.0	5	-5	-	5	-			
t <sub>h</sub>	D <sub>n</sub> to CP	Figure 2	2.7	5	-4	-	5	-	ns		
			3.0 to 3.6	5	-3 <sup>2</sup>	-	5	-			
			1.2	-	-5	-	-	-			
	Hold time		2.0	5	-2	-	5	-			
t <sub>h</sub>	E to CP	Figure 2	2.7	5	-2	-	5	-	ns		
			3.0 to 3.6	5	-1 <sup>2</sup>	-	5	-			
			2.0	14	40	-	12	-			
f <sub>max</sub>	Maximum clock pulse frequency	Figure 1	2.7	19	58	-	16	-	MHz		
	,		3.0 to 3.6	24	70 <sup>2</sup>	-	20	-			

NOTES:

1. Unless otherwise stated, all typical values are at  $T_{amb} = 25^{\circ}C$ . 2. Typical value measured at  $V_{CC} = 3.3V$ .

## 74LV377

### AC WAVEFORMS

 $V_M$  = 1.5V at  $V_{CC} \ge 2.7V$   $V_M$  = 0.5V \*  $V_{CC}$  at  $V_{CC} < 2.7V$   $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.






Figure 1. Clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width and the maximum clock pulse frequency.





### **TEST CIRCUIT**





Figure 3. Load circuitry for switching times

### Product specification

# Octal D-type flip-flop with data enable; positive edge-trigger

74LV377



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	D <sup>(1)</sup>	Е <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078


#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT146-1			SC603		$\bigcirc$	<del>-92-11-17-</del> 95-05-24

74LV377

Product specification



#### Note

inches

0.012

0.004

0.10

0.096

0.089

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.01

0.019

0.014

0.013

0.009

0.51

0.49

0.30

0.29

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT163-1	075E04	MS-013AC			<del>-92-11-17</del> 95-01-24

0.050

0.42

0.39

0.055

0.043

0.016

0.043

0.039

0.01

0.01

0.004


 $0^{\circ}$ 

0.035

0.016

74LV377


Product specification



#### Product specification

## Octal D-type flip-flop with data enable; positive edge-trigger

74LV377



2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE	
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
	SOT360-1		MO-153AC			<del>-93-06-16</del> 95-02-04

## 74LV377

DEFINITIONS		
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-04449

Let's make things better.



