## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Triple single-pole double-throw analog switch
Rev. 5 - 18 September 2014
Product data sheet

## 1. General description

The 74LV4053 is a triple single-pole double-throw (SPDT) analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. It is a low-voltage Si -gate CMOS device and is pin and function compatible with the 74 HC 4053 and 74 HCT 4053 . Each switch has a digital select input (Sn), two independent inputs/outputs ( $\mathrm{nY0}$ and $\mathrm{nY1}$ ) and a common input/output (nZ). All three switches share an enable input ( $\overline{\mathrm{E}}$ ). A HIGH on $\overline{\mathrm{E}}$ causes all switches into the high-impedance OFF-state, independent of Sn .
$V_{C C}$ and GND are the supply voltage connections for the digital control inputs (Sn and $\overline{\mathrm{E}}$ ). The $\mathrm{V}_{\mathrm{cc}}$ to GND range is 1 V to 6 V . The analog inputs/outputs ( $\mathrm{nY0}, \mathrm{nY1}$ and nZ ) can swing between $\mathrm{V}_{\mathrm{CC}}$ as a positive limit and $\mathrm{V}_{\mathrm{EE}}$ as a negative limit. $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ may not exceed 6 V . For operation as a digital multiplexer/demultiplexer, $\mathrm{V}_{\mathrm{EE}}$ is connected to GND (typically ground). $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{SS}}$ are the supply voltage connections for the switches.

## 2. Features and benefits

■ Optimized for low-voltage applications: 1.0 V to 3.6 V

- Accepts TTL input levels between $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$
- Low ON resistance:
- $180 \Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=2.0 \mathrm{~V}$
-100 $\Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=3.0 \mathrm{~V}$
- $75 \Omega$ (typical) at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=4.5 \mathrm{~V}$
- Logic level translation:
- To enable 3 V logic to communicate with $\pm 3 \mathrm{~V}$ analog signals
- Typical 'break before make’ built in
- ESD protection:
- HBM JESD22-A114-C exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Triple single-pole double-throw analog switch

## 3. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Temperature range | Name | Description | Version |
| 74LV4053N | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DIP16 | plastic dual in-line package; 16 leads (300 mil) | SOT38-4 |
| 74LV4053D | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SO16 | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| 74LV4053DB | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SSOP16 | plastic shrink small outline package; 16 leads; body width 5.3 mm | SOT338-1 |
| 74LV4053PW | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TSSOP16 | plastic thin shrink small outline package; 16 leads; body width 4.4 mm | SOT403-1 |
| 74LV4053BQ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | DHVQFN16 | plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85 \mathrm{~mm}$ | SOT763-1 |

## 4. Functional diagram



Fig 1. Functional diagram

Triple single-pole double-throw analog switch


Fig 2. Logic symbol


Fig 3. IEC logic symbol


Fig 4. Schematic diagram (one switch)

Triple single-pole double-throw analog switch

## 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| $\overline{\mathrm{E}}$ | 6 | enable input (active LOW) |
| $\mathrm{V}_{\mathrm{EE}}$ | 7 | supply voltage |
| GND | 8 | ground supply voltage |
| S1, S2, S3 | $11,10,9$ | select input |
| $1 \mathrm{YO}, 2 \mathrm{Y} 0,3 \mathrm{Y0}$ | $12,2,5$ | independent input or output |
| $1 \mathrm{Y} 1,2 \mathrm{Y} 1,3 \mathrm{Y} 1$ | $13,1,3$ | independent input or output |
| $1 \mathrm{Z}, 2 \mathrm{Z}, 3 \mathrm{Z}$ | $14,15,4$ | common output or input |
| $\mathrm{V}_{\mathrm{CC}}$ | 16 | supply voltage |

## 6. Functional description

Table 3. Function table [1]

| Inputs | Cn | Channel on |
| :--- | :--- | :--- |
| $\mathbf{E}$ | L |  |
| L | H | nY0 to nZ |
| L | X | nY1 to $n Z$ |
| H | switches off |  |

[1] $\mathrm{H}=$ HIGH voltage level; $\mathrm{L}=$ LOW voltage level; $\mathrm{X}=$ don't care.

## 7. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{S S}=0 \mathrm{~V}$ (ground).

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | supply voltage |  | [1] | -0.5 | +7.0 | V |
| $\mathrm{I}_{\mathrm{K}}$ | input clamping current | $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | [2] | - | $\pm 20$ | mA |
| $\mathrm{I}_{\text {SK }}$ | switch clamping current | $\mathrm{V}_{\text {SW }}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\text {SW }}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | [2] | - | $\pm 20$ | mA |
| Isw | switch current | $\mathrm{V}_{\mathrm{SW}}>-0.5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{SW}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} ;$ <br> source or sink current | [2] | - | $\pm 25$ | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | [3] |  |  |  |
|  |  | DIP16 package |  | - | 750 | mW |
|  |  | SO16 package |  | - | 500 | mW |
|  |  | TSSOP16 package |  | - | 500 | mW |
|  |  | DHVQFN16 package |  | - | 500 | mW |

[1] To avoid drawing $V_{C C}$ current out of terminal $n Z$, when switch current flows into terminals $n Y n$, the voltage drop across the bidirectional switch must not exceed 0.4 V . If the switch current flows into terminal $n Z$, no $\mathrm{V}_{\mathrm{Cc}}$ current will flow out of terminals $n Y n$, and in this case there is no limit for the voltage drop across the switch, but the voltages at $n \mathrm{Yn}$ and nZ may not exceed $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$.
[2] The minimum input voltage rating may be exceeded if the input current rating is observed.
[3] For DIP16 packages: above $70^{\circ} \mathrm{C}$ the value of $P_{\text {tot }}$ derates linearly with $12 \mathrm{~mW} / \mathrm{K}$. For SO16 packages: above $70^{\circ} \mathrm{C}$ the value of $P_{\text {tot }}$ derates linearly with $8 \mathrm{~mW} / \mathrm{K}$.
For SSOP16 and TSSOP16 packages: above $60^{\circ} \mathrm{C}$ the value of $P_{\text {tot }}$ derates linearly with $5.5 \mathrm{~mW} / \mathrm{K}$.
For DHVQFN16 packages: above $60^{\circ} \mathrm{C}$ the value of $P_{\text {tot }}$ derates linearly with $4.5 \mathrm{~mW} / \mathrm{K}$.

Triple single-pole double-throw analog switch

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | see Figure 8 |  | 1 | 3.3 | 6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage |  |  | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{SW}}$ | switch voltage |  | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{T}_{\mathrm{amb}}$ | ambient temperature | in free air |  | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | input transition rise and fall rate | $\mathrm{V}_{\mathrm{CC}}=1.0 \mathrm{~V}$ to 2.0 V |  | - | - | 500 | $\mathrm{~ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 2.7 V |  | - | - | 200 | $\mathrm{~ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | - | - | 100 | $\mathrm{~ns} / \mathrm{V}$ |

[1] The static characteristics are guaranteed from $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ to 6.0 V , but LV devices are guaranteed to function down to $\mathrm{V}_{\mathrm{CC}}=1.0 \mathrm{~V}$ (with input levels GND or $\mathrm{V}_{\mathrm{CC}}$ ).


Fig 8. Guaranteed operating area as a function of the supply voltages

Triple single-pole double-throw analog switch

## 9. Static characteristics

Table 6. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V ).

| Symbol | Parameter | Conditions | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $-40{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ[1] | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | 0.9 | - | - | 0.9 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ | 1.4 | - | - | 1.4 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2.0 | - | - | 2.0 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 3.15 | - | - | 3.15 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | 4.20 | - | - | 4.20 | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage | $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ | - | - | 0.3 | - | 0.3 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ | - | - | 0.6 | - | 0.6 | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | - | - | 0.8 | - | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | - | - | 1.35 | - | 1.35 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | - | - | 1.80 | - | 1.80 | V |
| 1 | input leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}$ | - | - | 1.0 | - | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ | - | - | 2.0 | - | 2.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {S(OFF) }}$ | OFF-state leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; see Figure 9 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | - | - | 1.0 | - | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | - | - | 2.0 | - | 2.0 | $\mu \mathrm{A}$ |
| $\mathrm{IS}_{(0 N)}$ | ON-state leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$; see Figure 10 |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | - | - | 1.0 | - | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ | - | - | 2.0 | - | 2.0 | $\mu \mathrm{A}$ |
| ICC | supply current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A}$ |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$ | - | - | 20 | - | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ | - | - | 40 | - | 80 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | additional supply current | $\begin{aligned} & \text { per input; } \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} \text {; } \\ & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | - | - | 500 | - | 850 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | input capacitance |  | - | 3.5 | - | - | - | pF |
| $\mathrm{C}_{\text {sw }}$ | switch capacitance | independent pins nYn | - | 5 | - | - | - | pF |
|  |  | common pins nZ | - | 8 | - | - | - | pF |

[1] Typical values are measured at $T_{\text {amb }}=25^{\circ} \mathrm{C}$.

### 9.1 Test circuits


$\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{CC}}$.
Fig 9. Test circuit for measuring OFF-state leakage current

$\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{O}}=$ open circuit.
Fig 10. Test circuit for measuring ON-state leakage current

### 9.2 ON resistance

Table 7. ON resistance
At recommended operating conditions; voltages are referenced to GND (ground = 0 V ); for graphs see Figure 11 and Figure 12.

| Symbol | Parameter | Conditions |  | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $-40{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ[ ${ }^{\text {[] }}$ | Max | Min | Max |  |
| $\mathrm{R}_{\text {ON(peak) }}$ | ON resistance (peak) | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$; $\mathrm{I}_{\text {SW }}=100 \mu \mathrm{~A}$ | [2] | - | - | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A}$ |  | - | 180 | 365 | - | 435 | $\Omega$ |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$; $\mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 115 | 225 | - | 270 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \text {; } \\ & \mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A} \end{aligned}$ |  | - | 100 | 200 | - | 245 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 75 | 150 | - | 180 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A}$ |  | - | 70 | 140 | - | 165 | $\Omega$ |
| $\triangle \mathrm{R}_{\text {ON }}$ | ON resistance mismatch between channels | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=100 \mu \mathrm{~A}$ | [2] | - | - | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.0 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 5 | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$; $\mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 4 | - | - | - | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A} \end{aligned}$ |  | - | 4 | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 3 | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=6.0 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 2 | - | - | - | $\Omega$ |

## Triple single-pole double-throw analog switch

Table 7. ON resistance ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V ); for graphs see Figure 11 and Figure 12.

| Symbol | Parameter | Conditions |  | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $-40{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ[1] | Max | Min | Max |  |
| $\mathrm{R}_{\text {ON(rail) }}$ | ON resistance (rail) | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} ; \mathrm{I}_{\mathrm{SW}}=100 \mu \mathrm{~A}$ | [2] | - | 250 | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.0 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 120 | 280 | - | 325 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 75 | 170 | - | 195 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A} \end{aligned}$ |  | - | 70 | 155 | - | 180 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 50 | 120 | - | 135 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=6.0 \mathrm{~V}$; $\mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 45 | 105 | - | 120 | $\Omega$ |
| $\mathrm{R}_{\text {ON(rail) }}$ | ON resistance (rail) | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=100 \mu \mathrm{~A}$ | [2] | - | 350 | - | - | - | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=2.0 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 170 | 340 | - | 400 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$; $\mathrm{ISW}=1000 \mu \mathrm{~A}$ |  | - | 105 | 210 | - | 250 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A} \end{aligned}$ |  | - | 95 | 190 | - | 225 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{SW}}=1000 \mu \mathrm{~A}$ |  | - | 70 | 140 | - | 165 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=6.0 \mathrm{~V} ; \mathrm{I}_{\text {SW }}=1000 \mu \mathrm{~A}$ |  | - | 65 | 125 | - | 150 | $\Omega$ |

[1] Typical values are measured at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
[2] When supply voltages ( $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$ ) near 1.2 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 1.2 V , it is recommended to use these devices only for transmitting digital signals.

Triple single-pole double-throw analog switch

### 9.3 On resistance waveform and test circuit


$\mathrm{R}_{\mathrm{ON}}=\mathrm{V}_{\mathrm{SW}} / \mathrm{I}_{\mathrm{SW}}$.
Fig 11. Test circuit for measuring $\mathbf{R}_{\mathrm{ON}}$

$\mathrm{V}_{\mathrm{i}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}$
Fig 12. Typical Ron as a function of input voltage

Triple single-pole double-throw analog switch

## 10. Dynamic characteristics

Table 8. Dynamic characteristics
Voltages are referenced to GND (ground $=0$ V). For test circuit see Figure 15.

| Symbol | Parameter | Conditions |  | $-40{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $-40{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ[1] | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{pd}}$ | propagation delay | $n \mathrm{n}, \mathrm{nZ}$ to nZ , nYn ; see Figure 13 | [2] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ |  | - | 25 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |  | - | 9 | 17 | - | 20 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 6 | 13 | - | 15 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | [3] | - | 5 | 10 | - | 12 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | - | 4 | 9 | - | 10 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | - | 3 | 7 | - | 8 | ns |
| $t_{\text {en }}$ | enable time | $\overline{\mathrm{E}}$ to $\mathrm{nYn}, \mathrm{nZ}$; see Figure 14 | [2] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ |  | - | 100 | - | - | - | ns |
|  |  | $\mathrm{V}_{C C}=2.0 \mathrm{~V}$ |  | - | 34 | 65 | - | 77 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 25 | 48 | - | 56 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | [3] | - | 16 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | [3] | - | 19 | 38 | - | 45 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | - | 17 | 32 | - | 38 | ns |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ |  | - | 13 | 25 | - | 29 | ns |
|  |  | Sn to $n Y n, n Z ;$ see Figure 14 | [2] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{C C}=1.2 \mathrm{~V}$ |  | - | 125 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |  | - | 43 | 82 | - | 97 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 31 | 60 | - | 71 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | [3] | - | 20 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | [3] | - | 24 | 48 | - | 57 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | - | 21 | 41 | - | 48 | ns |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ |  | - | 16 | 31 | - | 37 | ns |

Triple single-pole double-throw analog switch

Table 8. Dynamic characteristics ...continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 15.

| Symbol | Parameter | Conditions |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ ${ }^{[1]}$ | Max | Min | Max |  |
| $\mathrm{t}_{\text {dis }}$ | disable time | $\overline{\mathrm{E}}$ to $\mathrm{nYn}, \mathrm{nZ}$; see Figure 14 | [2] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ |  | - | 95 | - | - | - | ns |
|  |  | $\mathrm{V}_{C C}=2.0 \mathrm{~V}$ |  | - | 34 | 61 | - | 73 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 26 | 46 | - | 54 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | [3] | - | 17 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | [3] | - | 20 | 37 | - | 44 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | - | 18 | 32 | - | 38 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | - | 15 | 25 | - | 30 | ns |
|  |  | Sn to nYn , nZ; see Figure 14 | [2] |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ |  | - | 90 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |  | - | 32 | 59 | - | 70 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | - | 24 | 44 | - | 52 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | [3] | - | 16 | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | [3] | - | 19 | 36 | - | 42 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | - | 17 | 31 | - | 36 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | - | 14 | 24 | - | 28 | ns |
| $\mathrm{C}_{\text {PD }}$ | power dissipation capacitance | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | [4] | - | 36 | - | - | - | pF |

[1] All typical values are measured at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
[2] $t_{p d}$ is the same as $t_{\text {PLH }}$ and $t_{\text {PHL }}$.
$t_{\text {en }}$ is the same as tpzl and tpzh.
$\mathrm{t}_{\text {dis }}$ is the same as $\mathrm{t}_{\text {PLZ }}$ and $\mathrm{t}_{\text {PHZ }}$.
[3] Typical values are measured at nominal supply voltage ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ ).
[4] $C_{P D}$ is used to determine the dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times f_{i} \times N+\Sigma\left(\left(C_{L}+C_{S w}\right) \times V_{C C}{ }^{2} \times f_{0}\right)$ where:
$\mathrm{f}_{\mathrm{i}}=$ input frequency in $\mathrm{MHz}, \mathrm{f}_{\mathrm{o}}=$ output frequency in MHz
$C_{L}=$ output load capacitance in pF
$\mathrm{C}_{\mathrm{SW}}=$ maximum switch capacitance in pF ;
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage in Volts
$\mathrm{N}=$ number of inputs switching
$\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{0}\right)=$ sum of the outputs.

### 10.1 Waveforms



Measurement points are given in Table 9
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical voltage output levels that occur with the output load.
Fig 13. $n Y n, n Z$ to $n Z, n Y n$ propagation delays


Measurement points are given in Table 9.
$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are typical voltage output levels that occur with the output load.
Fig 14. Enable and disable times

Table 9. Measurement points

| Supply voltage | Input | Output |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\mathbf{C C}}$ | $\mathbf{V}_{\mathbf{M}}$ | $\mathbf{V}_{\mathbf{M}}$ | $\mathbf{V}_{\mathbf{X}}$ | $\mathbf{V}_{\mathbf{Y}}$ |
| $<2.7 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OL}}+0.1 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OH}}-0.1 \mathrm{~V}_{\mathrm{CC}}$ |
| 2.7 V to 3.6 V | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ |
| $>3.6 \mathrm{~V}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $0.5 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OL}}+0.1 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OH}}-0.1 \mathrm{~V}_{\mathrm{CC}}$ |



Test data is given in Table 10.
Definitions for test circuit:
$R_{L}=$ Load resistance.
$C_{L}=$ Load capacitance including jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to output impedance $\mathrm{Z}_{0}$ of the pulse generator
$\mathrm{V}_{\mathrm{EXT}}=$ External voltage for measuring switching times.
Fig 15. Test circuit for measuring switching times

Table 10. Test data

| Supply voltage | Input |  | Load |  | $\mathrm{V}_{\text {EXT }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | $V_{1}$ | $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | $\mathbf{t}_{\text {PZH }}, \mathrm{t}_{\text {PHZ }}$ | $\mathbf{t}_{\text {PZL }}, \mathrm{t}_{\text {PLZ }}$ |
| $<2.7 \mathrm{~V}$ | $\mathrm{V}_{\text {cc }}$ | $\leq 6 \mathrm{~ns}$ | 50 pF | $1 \mathrm{k} \Omega$ | open | $\mathrm{V}_{\mathrm{EE}}$ | $2 V_{\text {cc }}$ |
| 2.7 V to 3.6 V | 2.7 V | $\leq 6 \mathrm{~ns}$ | $15 \mathrm{pF}, 50 \mathrm{pF}$ | $1 \mathrm{k} \Omega$ | open | $\mathrm{V}_{\text {EE }}$ | $2 V_{\text {cc }}$ |
| >3.6 V | $\mathrm{V}_{\text {cc }}$ | $\leq 6 \mathrm{~ns}$ | 50 pF | $1 \mathrm{k} \Omega$ | open | $\mathrm{V}_{\mathrm{EE}}$ | $2 \mathrm{~V}_{\text {cc }}$ |

Triple single-pole double-throw analog switch

### 10.2 Additional dynamic parameters

Table 11. Additional dynamic characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V ); $V_{I}=G N D$ or $V_{C C}$ (unless otherwise specified); $t_{r}=t_{f} \leq 6.0 \mathrm{~ns} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THD | total harmonic distortion | $\mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$; see $\underline{\text { Figure } 20}$ |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=2.75 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 0.8 | - | \% |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ (p-p) |  | - | 0.4 | - | \% |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{kHz} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$; see Figure 20 |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{V}=2.75 \mathrm{~V}(\mathrm{p}-\mathrm{p})$ |  | - | 2.4 | - | \% |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ (p-p) |  | - | 1.2 | - | \% |
| $\mathrm{f}_{(-3 \mathrm{~dB})}$ | -3 dB frequency response | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$; see Figure 16 | [1] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | - | 180 | - | MHz |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ |  | - | 200 | - | MHz |
| $\alpha_{\text {iso }}$ | isolation (OFF-state) | $\mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=600 \Omega$; see Figure 18 | [2] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | - | -50 | - | dB |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | - | -50 | - | dB |
| $\mathrm{V}_{\mathrm{ct}}$ | crosstalk voltage | between digital inputs and switch; $\mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=600 \Omega$; see Figure 21 | [2] |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | - | 0.11 | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6.0 \mathrm{~V}$ |  | - | 0.12 | - | V |
| Xtalk | crosstalk | between switches; $\mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz}$; $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$; $R_{L}=600 \Omega$; see Figure 22 |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ |  | - | -60 | - | dB |
|  |  | $\mathrm{V}_{C C}=6.0 \mathrm{~V}$ |  | - | -60 | - | dB |

[1] Adjust $\mathrm{f}_{\mathrm{i}}$ voltage to obtain 0 dBm level at output for $1 \mathrm{MHz}(0 \mathrm{dBm}=1 \mathrm{~mW}$ into $50 \Omega)$.
[2] Adjust $\mathrm{f}_{\mathrm{i}}$ voltage to obtain 0 dBm level at output for $1 \mathrm{MHz}(0 \mathrm{dBm}=1 \mathrm{~mW}$ into $600 \Omega)$.

### 10.2.1 Test circuits



Fig 16. Test circuit for measuring frequency response

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{GND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$; $R_{\text {SOURCE }}=1 \mathrm{k} \Omega$.
Fig 17. Typical frequency response


Fig 18. Test circuit for measuring isolation (OFF-state)

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V} ; \mathrm{GND}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$;
$R_{\text {SOURCE }}=1 \mathrm{k} \Omega$.
Fig 19. Typical isolation (OFF-state) as function of frequency

Triple single-pole double-throw analog switch


Fig 20. Test circuit for measuring total harmonic distortion

a. Test circuit

b. Input and output pulse definitions
$\mathrm{V}_{1}$ may be connected to Sn or $\overline{\mathrm{E}}$.
Fig 21. Test circuit for measuring crosstalk voltage between digital inputs and switch

Triple single-pole double-throw analog switch

a. Switch closed condition

b. Switch open condition

Fig 22. Test circuit for measuring crosstalk between switches

Triple single-pole double-throw analog switch
11. Package outline


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $A_{1}$ min. | $A_{2}$ max. | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | C | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathbf{H}}$ | w | $Z^{(1)}$ <br> max. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.02 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.1 | 0.3 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.03 |

Note

1. Plastic or metal protrusions of 0.25 mm ( 0.01 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT38-4 |  |  |  | $\square$ ¢ | $\begin{aligned} & -95-01-14 \\ & 03-02-13 \end{aligned}$ |

Fig 23. Package outline SOT38-4 (DIP16)


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & \hline 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & \hline 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & \hline 0.25 \\ & 0.19 \end{aligned}$ | $\begin{gathered} \hline 10.0 \\ 9.8 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $\begin{aligned} & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | $\begin{aligned} & \hline 0.7 \\ & 0.3 \end{aligned}$ | $8^{0}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\left\|\begin{array}{\|c\|} 0.0100 \\ 0.0075 \end{array}\right\|$ | $\begin{aligned} & 0.39 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.05 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\left.\begin{aligned} & 0.028 \\ & 0.020 \end{aligned} \right\rvert\,$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch) maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT109-1 | 076E07 | MS-012 |  | $\square$ ¢ | $\begin{aligned} & \text {-9-12-27 } \\ & 03-02-19 \end{aligned}$ |

Fig 24. Package outline SOT109-1 (SO16)

Triple single-pole double-throw analog switch


DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{\mathbf{2}}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2 | $\begin{aligned} & 0.21 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.65 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.38 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & \hline 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & \hline 6.4 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.2 \end{aligned}$ | 0.65 | $\begin{aligned} & 7.9 \\ & 7.6 \end{aligned}$ | 1.25 | $\begin{aligned} & 1.03 \\ & 0.63 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.7 \end{aligned}$ | 0.2 | 0.13 | 0.1 | $\begin{aligned} & 1.00 \\ & 0.55 \end{aligned}$ | 8 $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT338-1 |  | MO-150 |  |  | $03-02-19$ |  |

Fig 25. Package outline SOT338-1 (SSOP16)

| $74 L V 4053$ | All information provided in this document is subject to legal disclaimers. | © NXP Semiconductors N.V. 2014. All rights reserved. |
| :--- | :---: | ---: |
| Product data sheet | Rev. $5-18$ September 2014 | 21 of 27 |

Triple single-pole double-throw analog switch


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{(\mathbf{2})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.1 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 5.1 | 4.5 | 0.65 | 6.6 | 1 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.40 | $8^{\circ}$ |
|  | 0.05 | 0.80 | 0.25 | 0.19 | 0.1 | 4.9 | 4.3 | 0.6 | 6.2 | 1 | 0.50 | 0.3 | 0.2 | 0.1 | $0^{\circ}$ |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  | PROJECTION |
| SOT403-1 |  | MO-153 |  |  |  |

Fig 26. Package outline SOT403-1 (TSSOP16)

Triple single-pole double-throw analog switch

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85 \mathrm{~mm}$

detail X

DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}^{(\mathbf{1})}$ <br> $\mathbf{m a x}$. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{b}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{D}_{\mathbf{h}}$ | $\mathbf{E}^{(\mathbf{1})}$ | $\mathbf{E}_{\mathbf{h}}$ | $\mathbf{e}$ | $\mathbf{e q}_{\mathbf{1}}$ | $\mathbf{L}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{y}_{\mathbf{1}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1 | 0.05 | 0.30 | 0.2 | 3.6 | 2.15 | 2.6 | 1.15 | 0.5 | 2.5 | 0.5 | 0.1 | 0.05 | 0.05 | 0.1 |
|  | 0.00 | 0.18 | 1.85 | 2.4 | 0.85 | 0.3 | 0.1 |  |  |  |  |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT763-1 | --- | MO-241 | --- |  | $\begin{aligned} & 02-10-17 \\ & 03-01-27 \end{aligned}$ |

Fig 27. Package outline SOT763-1 (DHVQFN16)

Triple single-pole double-throw analog switch

## 12. Abbreviations

Table 12. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CMOS | Complementary Metal-Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |
| TTL | Transistor-Transistor Logic |

## 13. Revision history

Table 13. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :---: | :---: | :---: | :---: | :---: |
| 74LV4053 v. 5 | 20140918 | Product data sheet |  | 74LV4053 v. 4 |
| Modifications: | - Figure 7: Figure note added for DHVQFN16 package. |  |  |  |
| 74LV4053 v. 4 | 20090810 | Product data sheet |  | 74LV4053 v. 3 |
| Modifications: | - The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. <br> - Legal texts have been adapted to the new company name where appropriate. <br> - Added type number 74LV4053BQ (DHVQFN16 package) <br> - RoN values changed in Section 2. <br> - Package version SOT38-1 changed to SOT38-4 in Section 3, and Figure 23. |  |  |  |
| 74LV4053 v. 3 | 19980623 | Product specification |  | 74LV4053 v. 2 |
| 74LV4053 v. 2 | 19970715 | Product specification | - | - |

## 14. Legal information

### 14.1 Data sheet status

| Document status $[1][2]$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 14.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.
Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.
Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.
No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

