

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







74LV573

Octal D-type transparent latch; 3-state Rev. 03 — 15 April 2009

Product data sheet

General description 1.

The 74LV573 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC573 and 74HCT573.

The 74LV573 consists of eight D-type transparent latches, featuring separate D-type inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, that is, a latch output will change each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of LE.

When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The 74LV573 is functionally identical to the 74LV373, but has a different pin arrangement.

2. **Features**

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between $V_{CC} = 2.7 \text{ V}$ and $V_{CC} = 3.6 \text{ V}$
- Typical output ground bounce < 0.8 V at V_{CC} = 3.3 V and T_{amb} = 25 °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at V_{CC} = 3.3 V and $T_{amb} = 25 \, ^{\circ}C$
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Common 3-state output enable input
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




Octal D-type transparent latch; 3-state

3. Ordering information


Table 1. Ordering information


Type number	Package									
	Temperature range	Name	Description	Version						
74LV573N	-40 °C to +125 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1						
74LV573D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74LV573DB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1						
74LV573PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1						

4. Functional diagram



Octal D-type transparent latch; 3-state






Octal D-type transparent latch; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
ŌĒ	1	output enable input (active LOW)
D0 to D7	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
LE	11	latch enable input (active HIGH)
Q0 to Q7	19, 18, 17, 16, 15, 14, 13, 12	data output
V_{CC}	20	supply voltage

6. Functional description

Table 3. Functional table[1]

Operating modes	Input		Internal latch	Output	
	ŌĒ	LE	Dn		Qn
Enable and read register	L	Н	L	L	L
(transparent mode)	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
	L	L	h	Н	Н
Latch register and disable outputs	Н	L	I	L	Z
	Н	L	h	Н	Z

^[1] H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

4LV573_3 © NXP B.V. 2009. All rights reserved.

 $L = LOW \ voltage \ level; \\ I = LOW \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ HIGH-to-LOW \ LE \ transition; \\$

Z = high-impedance OFF-state.

Octal D-type transparent latch; 3-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	20	mA
l _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> -	50	mA
lo	output current	$V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	35	mA
I _{CC}	supply current		-	70	mA
I _{GND}	ground current		-70	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2]		
		DIP20	-	750	mW
		SO20, SSOP20 and TSSOP20	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage[1]		1.0	3.3	5.5	V
V_{I}	input voltage		0	-	V_{CC}	V
V_{O}	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.0 \text{ V to } 2.0 \text{ V}$	-	-	500	ns/V
		$V_{CC} = 2.0 \text{ V to } 2.7 \text{ V}$	-	-	200	ns/V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$	-	-	50	ns/V

^[1] The static characteristics are guaranteed from V_{CC} = 1.2 V to V_{CC} = 5.5 V, but LV devices are guaranteed to function down to V_{CC} = 1.0 V (with input levels GND or V_{CC}).

\$\times \text{SNYP B.V. 2009. All rights reserved.}\$

^[2] For DIP20 packages: above 70 °C the value of P_{tot} derates linearly with 12 mW/K. For SO20 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K. For (T)SSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

Octal D-type transparent latch; 3-state

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		°C to +8	35 °C	–40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	1
V _{IH}	HIGH-level input voltage	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
		V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7V _{CC}	-	-	0.7V _{CC}	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
		$V_{CC} = 2.0 \text{ V}$	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = -100 \ \mu A; \ V_{CC} = 1.2 \ V$	-	1.2	-	-	-	V
		$I_O = -100 \ \mu A; \ V_{CC} = 2.0 \ V$	1.8	2.0	-	1.8	-	V
		$I_O = -100 \ \mu A; \ V_{CC} = 2.7 \ V$	2.5	2.7	-	2.5	-	V
		$I_O = -100~\mu A;~V_{CC} = 3.0~V$	2.8	3.0	-	2.8	-	V
		$I_O = -100 \ \mu A; \ V_{CC} = 4.5 \ V$	4.3	4.5	-	4.3	-	V
		$I_O = -8 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	V
		$I_O = -16 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.6	4.2	-	3.5	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = 100 \ \mu A; \ V_{CC} = 1.2 \ V$	-	0	-	-	-	V
		$I_O = 100 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 2.7 \ V$	-	0	0.2	-	0.2	V
		I_O = 100 μ A; V_{CC} = 3.0 V	-	0	0.2	-	0.2	V
		$I_O = 100 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.2	-	0.2	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.20	0.40	-	0.50	V
		$I_O = 16 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.35	0.55	-	0.65	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	1.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	5	-	10	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	20	-	160	μΑ
ΔI_{CC}	additional supply current	per input; $V_I = V_{CC} - 0.6 \text{ V}$; $V_{CC} = 2.7 \text{ V}$ to 3.6 V	-	-	500	-	850	μΑ
Cı	input capacitance		-	3.5	-	-	-	pF

^[1] Typical values are measured at T_{amb} = 25 °C.

Octal D-type transparent latch; 3-state

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	Dn to Qn; see Figure 7	[2]						
		V _{CC} = 1.2 V		-	75	-	-	-	ns
		V _{CC} = 2.0 V		-	26	39	-	49	ns
		V _{CC} = 2.7 V		-	19	29	-	36	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V; } C_L = 15 \text{ pF}$	[3]	-	12	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	14	23	-	29	ns
		V _{CC} = 4.5 V to 5.5 V		-	-	19	-	24	ns
		LE to Qn; see Figure 8	[2]						
		$V_{CC} = 1.2 \text{ V}$		-	80	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	27	43	-	53	ns
		$V_{CC} = 2.7 \text{ V}$		-	20	31	-	34	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; C_L = 15 \text{ pF}$	[3]	-	13	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	-	15	25	-	31	ns
		V _{CC} = 4.5 V to 5.5 V		-	-	21	-	26	ns
t _{en}	enable time	OE to Qn; see Figure 9	[2]						
		$V_{CC} = 1.2 \text{ V}$		-	70	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	24	37	-	48	ns
		$V_{CC} = 2.7 \text{ V}$		-	18	28	-	35	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	13	22	-	28	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	-	18	-	23	ns
t_{dis}	disable time	OE to Qn; see Figure 9	[2]						
		$V_{CC} = 1.2 V$		-	80	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	29	39	-	48	ns
		$V_{CC} = 2.7 \text{ V}$		-	22	29	-	36	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	17	24	-	29	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-	-	20	-	24	ns
t_{W}	pulse width	LE HIGH; see Figure 8							
		$V_{CC} = 2.0 \text{ V}$		34	9	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	6	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	20	5	-	24	-	ns
t _{su}	set-up time	nD to nCP; see Figure 10							
		V _{CC} = 1.2 V		-	25	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		17	9	-	20	-	ns
		$V_{CC} = 2.7 \text{ V}$		13	6	-	15	-	ns
		V _{CC} = 3.0 V to 3.6 V	[3]	10	5	-	12	-	ns

Octal D-type transparent latch; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions		-40	°C to +85	S °C	–40 °C t	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t_h	hold time	Dn to LE; see Figure 10							
		V _{CC} = 1.2 V		-	5	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		8	2	-	8	-	ns
		$V_{CC} = 2.7 V$		8	2	-	8	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	8	1	-	8	-	ns
C_{PD}	power dissipation capacitance	C_L = 50 pF; f_i = 1 MHz; V_I = GND to V_{CC}	<u>[4]</u>	-	26	-	-	-	pF

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} . t_{en} is the same as t_{PZL} and t_{PZH} . t_{dis} is the same as t_{PLZ} and t_{PHZ} .
- [3] Typical values are measured at nominal supply voltage ($V_{CC} = 3.3 \text{ V}$).
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz, f_o = output frequency in MHz


C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

11. Waveforms





Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 7. Input (Dn) to output (Qn) propagation delays

Octal D-type transparent latch; 3-state





Octal D-type transparent latch; 3-state






Fig 10. Data set-up and hold times for the Dn input to the LE input

Table 8. Measurement points

Supply voltage	Input	Output						
V _{CC}	V _M	V _M	V _X	V _Y				
< 2.7 V	0.5V _{CC}	0.5V _{CC}	$V_{OL} + 0.1V_{CC}$	$V_{OH} - 0.1V_{CC}$				
2.7 V to 3.6 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V				
≥ 4.5 V	0.5V _{CC}	0.5V _{CC}	$V_{OL} + 0.1V_{CC}$	V _{OH} - 0.1V _{CC}				

Octal D-type transparent latch; 3-state





Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 11. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}			
V _{CC}	VI	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t_{PZL} , t_{PLZ}	
< 2.7 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	open	GND	2V _{CC}	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	15 pF, 50 pF	1 kΩ	open	GND	2V _{CC}	
≥ 4.5 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	open	GND	2V _{CC}	

Octal D-type transparent latch; 3-state

12. Package outline

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT146-1		MS-001	SC-603		99-12-27 03-02-13

Fig 12. Package outline SOT146-1 (DIP20)

.V573_3 © NXP B.V. 2009. All rights reserved.

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				99-12-27 03-02-19


Fig 13. Package outline SOT163-1 (SO20)

74LV573_3 © NXP B.V. 2009. All rights reserved.

74LV573 **NXP Semiconductors**

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

DUTLINE		REFER	EUROPEAN	ISSUE DATE		
ERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT339-1		MO-150				99-12-27 03-02-19
,	ERSION	ERSION IEC	ERSION IEC JEDEC	ERSION IEC JEDEC JEITA	ERSION IEC JEDEC JEITA	ERSION IEC JEDEC JEITA PROJECTION

Fig 14. Package outline SOT339-1 (SSOP20)


74LV573_3 © NXP B.V. 2009. All rights reserved.

74LV573 **NXP Semiconductors**

Octal D-type transparent latch; 3-state

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

IEDEO				
JEDEC	JEITA		PROJECTION	ISSUE DATE
MO-153				99-12-27 03-02-19
_	MO-153	MO-153	MO-153	MO-153

Fig 15. Package outline SOT360-1 (TSSOP20)

74LV573_3 © NXP B.V. 2009. All rights reserved.

Octal D-type transparent latch; 3-state

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LV573_3	20090415	Product data sheet	-	74LV573_2			
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 						
	 Legal texts have 	ve been adapted to the new	company name when a	appropriate.			
74LV573_2	19980610	Product specification	-	74LV573_1			
74LV573_1	19970606	Product specification	-	-			

Octal D-type transparent latch; 3-state

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

% NXP B.V. 2009. All rights reserved.

Octal D-type transparent latch; 3-state

17. Contents

1	General description
2	Features
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 7
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks17
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 April 2009 Document identifier: 74LV573_3