

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# 74LV595

8-bit serial-in/serial-out or parallel-out shift register; 3-state

Rev. 03 — 21 April 2009 Product data sheet

## 1. General description

The 74LV595 is an 8 stage serial shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. It is a low-voltage Si-gate CMOS device and is pin and functionally compatible with the 74HC595 and 74HCT595.

Data is shifted on the positive-going transitions of the SHCP input. The data in the shift register is transferred to the storage register on a positive-going transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial output (Q7S) for cascading the device. It is also provided with an asynchronous reset input  $\overline{MR}$  (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input  $(\overline{OE})$  is LOW.

#### 2. Features

- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V<sub>CC</sub> = 2.7 V and V<sub>CC</sub> = 3.6 V
- Typical output ground bounce < 0.8 V at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C
- Typical HIGH-level output voltage ( $V_{OH}$ ) undershoot: > 2 V at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Has a shift register with direct clear
- Multiple package options
- Output capability:
  - Parallel outputs; bus driver
  - serial output; standard
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V

# 3. Applications

- Serial-to-parallel data conversion
- Remote control holding register




#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state


# 4. Ordering information

Table 1. Ordering information

Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LV595N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4						
74LV595D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
74LV595DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1						
74LV595PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						


# 5. Functional diagram






4LV595\_3 © NXP B.V. 2009. All rights reserved.

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state






74LV595\_3 © NXP B.V. 2009. All rights reserved.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 6. Pinning information

### 6.1 Pinning



## 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0 to Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
ŌĒ	13	output enable input (active LOW)
DS	14	serial data input
V <sub>CC</sub>	16	supply voltage

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 7. Functional description

Table 3. Function table<sup>[1]</sup>

Input					Outpu	t	Function
SHCP	STCP	ŌĒ	MR	DS	Q7S	Qn	
Χ	Χ	L	L	Χ	L	NC	a LOW-state on MR only affects the shift register
Χ	$\uparrow$	L	L	Χ	L	L	empty shift register loaded into storage register
Χ	Χ	Н	L	Χ	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
1	X	L	Н	Н	Q6S	NC	logic HIGH-state shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
X	1	L	Н	X	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
<b></b>	1	L	Н	Х	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

 $<sup>[1] \</sup>quad H = HIGH \ voltage \ state; \ L = LOW \ voltage \ state; \ \uparrow = LOW - to - HIGH \ transition; \ X = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ NC = no \ change; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ care; \ A = LOW - to - HIGH \ transition; \ A = don't \ transition; \ A = LOW - to - HIGH \ transition; \ A = LOW - to - HIGH \$ 

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > +0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_I < -0.5 \text{ V or } V_I > +0.5 \text{ V}$	-	±50	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-		
		standard driver outputs		25	mA
		bus driver outputs		35	mA
I <sub>CC</sub> supply current		standard driver outputs		50	mA
		bus driver outputs		70	mA
I <sub>GND</sub>	ground current	standard driver outputs	-50		mA
		bus driver outputs	-70		mA
T <sub>stg</sub>	storage temperature		<b>–65</b>	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2]		
		DIP16	-	750	mW
		SO16, SSOP16, TSSOP16	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

% NXP B.V. 2009. All rights reserved.

Z = high-impedance OFF-state.

<sup>[2]</sup> For DIP16 packages: above 70  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 12 mW/K. For SO16 packages: above 70  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 8 mW/K. For (T)SSOP16 packages: above 60  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.0	3.3	3.6	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	V <sub>CC</sub> = 1.0 V to 2.0 V	-	-	500	ns/V
		V <sub>CC</sub> = 2.0 V to 2.7 V	-	-	200	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	100	ns/V

## 10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-4	0 °C to +85	S °C	–40 °C t	Unit	
			Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level	$V_{CC} = 1.2 \text{ V}$	0.9	-	-	0.9	-	V
	input voltage	$V_{CC} = 2.0 \text{ V}$	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 1.2 V	-	-	0.3	-	0.3	V
İ		$V_{CC} = 2.0 \text{ V}$	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
$V_{OH}$	HIGH-level output voltage	all outputs; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -100 \mu A$ ;						
		V <sub>CC</sub> = 1.2 V	-	1.2	-	-	-	V
		$V_{CC} = 2.0 \text{ V}$	1.8	2.0	-	1.8	-	V
		V <sub>CC</sub> = 2.7 V	2.5	2.7	-	2.5	-	V
		V <sub>CC</sub> = 3.0 V	2.8	3.0	-	2.8	-	V
		standard outputs;						
		$V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -6$ mA; $V_{CC} = 3.0$ V	2.4	2.82	-	2.2	-	V
		bus outputs; $V_I = V_{IH}$ or $V_{IL}$ ;						
		$I_{O} = -8 \text{ mA};$ $V_{CC} = 3.0 \text{ V}$	2.4	2.82	-	2.2	-	V

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

**Table 6.** Static characteristics ...continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-4	0 °C to +85	°С	-40 °C to	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
$V_{OL}$	LOW-level output voltage	all outputs; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100 \mu A$ ;	'			'		
		V <sub>CC</sub> = 1.2 V	-	0	-	-	-	V
		$V_{CC} = 2.0 \text{ V}$	-	0	0.2	-	0.2	V
		$V_{CC} = 2.7 \text{ V}$	-	0	0.2	-	0.2	V
		$V_{CC} = 3.0 \text{ V}$	-	0	0.2	-	0.2	V
		standard driver outputs $V_{CC} = 3.0 \text{ V}$ ; $I_O = 6 \text{ mA}$	-	0.25	0.4	-	0.5	V
		bus driver outputs $V_{CC} = 3.0 \text{ V}; I_O = 8 \text{ mA}$	-	0.20	0.4	-	0.5	V
I <sub>I</sub>	input leakage current	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND	-	-	1.0	-	1.0	μΑ
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	5	-	10	μА
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	-	20	-	160	μΑ
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $V_{I} = V_{CC} - 0.6 \text{ V}$	-	-	500	-	850	μА
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	SHCP to Q7S; see Figure 8	[2]						
		V <sub>CC</sub> = 1.2 V		-	95	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	32	61	-	75	ns
		$V_{CC} = 2.7 \text{ V}$		-	24	45	-	55	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	18	36	-	44	ns
		STCP to Qn; see Figure 9	[2]						
		V <sub>CC</sub> = 1.2 V		-	100	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	34	65	-	77	ns
		$V_{CC} = 2.7 \text{ V}$		-	25	48	-	56	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	19	38	-	45	ns
		MR to Q7S; see Figure 11							
		V <sub>CC</sub> = 1.2 V		-	85	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	29	56	-	66	ns
		$V_{CC} = 2.7 \text{ V}$		-	21	41	-	49	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	14	-	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	16	33	-	33	ns
t <sub>en</sub>	enable time	OE to Qn; see Figure 12	<u>[4]</u>						
		$V_{CC} = 1.2 V$		-	85	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	29	56	-	66	ns
		$V_{CC} = 2.7 \text{ V}$		-	21	41	-	49	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	16	33	-	39	ns
$t_{dis}$	disable time	OE to Qn; see Figure 12	<u>[5]</u>						
		$V_{CC} = 1.2 V$		-	65	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		-	24	40	-	49	ns
		$V_{CC} = 2.7 \text{ V}$		-	18	32	-	37	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	14	26	-	30	ns

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
$t_W$	pulse width	SHCP, HIGH or LOW; see Figure 8							
		$V_{CC} = 2.0 \text{ V}$		34	10	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	8	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	20	6	-	24	-	ns
		STCP, HIGH or LOW; see Figure 9							
		$V_{CC} = 2.0 \text{ V}$		34	7	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	5	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[3]</u>	20	4	-	24	-	ns
		MR LOW; see Figure 11							
		$V_{CC} = 2.0 \text{ V}$		34	10	-	41	-	ns
		$V_{CC} = 2.7 \text{ V}$		25	8	-	30	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	20	6	-	24	-	ns
$t_{su}$	set-up time	DS to SHCP; see Figure 10							
		V <sub>CC</sub> = 1.2 V		-	40	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		26	14	-	31	-	ns
		$V_{CC} = 2.7 \text{ V}$		19	10	-	23	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[3]</u>	15	8	-	18	-	ns
		SHCP to STCP; see Figure 9							
		V <sub>CC</sub> = 1.2 V		-	40	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		26	14	-	31	-	ns
		$V_{CC} = 2.7 V$		19	10	-	23	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	15	8	-	18	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Figure 10							
		V <sub>CC</sub> = 1.2 V		-	-10.0	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		5.0	-4.0	-	5.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		5.0	-3.0	-	5.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-2.0	-	5.0	-	ns
$t_{rec}$	recovery time	MR to SHCP; see Figure 11							
		$V_{CC} = 1.2 \text{ V}$		-	-35	-	-	-	ns
		$V_{CC} = 2.0 \text{ V}$		5.0	-12.0	-	5.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		5.0	-9.0	-	5.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	<u>[3]</u>	5.0	-7.0	-	5.0	-	ns

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	–40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
f <sub>max</sub>	maximum frequency	SHCP or STCP; see Figure 8 and Figure 9							
		V <sub>CC</sub> = 2.0 V		14.0	40.0	-	12	-	MHz
		$V_{CC} = 2.7 \text{ V}$		19.0	58.0	-	16	-	MHz
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	77	-	-	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	24.0	70.0	-	20	-	MHz
$C_{PD}$	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}; V_{CC} = 3.0 \text{ V}$	[7]	-	115	-	-	-	pF

- [1] Typical values are measured at  $T_{amb} = 25$  °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Typical value measured at  $V_{CC} = 3.3 \text{ V}$ .
- [4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .
- [5]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .
- [6] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [7]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

#### 12. Waveforms




Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig 8. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency

% NXP B.V. 2009. All rights reserved.

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state



ivieasurement points are given in Table 0.

 $\ensuremath{V_{\text{OL}}}$  and  $\ensuremath{V_{\text{OH}}}$  are typical output voltage drops that occur with the output load.

Fig 9. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time





Fig 10. The data set-up and hold times for the serial data input (DS)


#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state



Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage drops that occur with the output load.

Fig 11. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the master reset to shift clock (SHCP) recovery time



Measurement points are given in Table 8.

 $\ensuremath{V_{OL}}$  and  $\ensuremath{V_{OH}}$  are typical output voltage drops that occur with the output load.


Fig 12. Enable and disable times


Table 8. Measurement points

Supply voltage	Input	Output	Output						
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>					
$V_{CC}$ < 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	$V_{OL} + 0.1V_{CC}$	$V_{OH} - 0.1V_{CC}$					
$V_{CC} \ge 2.7 \text{ V}$	1.5 V	1.5 V	$V_{OL} + 0.3 V$	V <sub>OH</sub> – 0.3 V					

74LV595\_3 © NXP B.V. 2009. All rights reserved.

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state





Test data is given in Table 9.

Definitions for test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $V_{EXT}$  = External voltage for measuring switching times.

Fig 13. Load circuit for measuring switching times

Table 9. Test data

Supply voltage V <sub>CC</sub>	Input		Load	Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLZ}$ , $t_{PZL}$	t <sub>PHZ</sub> , t <sub>PZH</sub>	
< 2.7 V	$V_{CC}$	≤ 2.5 ns	50 pF	1 kΩ	open	2V <sub>CC</sub>	GND	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	open	2V <sub>CC</sub>	GND	


74LV595 **NXP Semiconductors** 

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 13. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT38-4						<del>95-01-14</del> 03-02-13	

Fig 14. Package outline SOT38-4; (DIP16)


© NXP B.V. 2009. All rights reserved.

74LV595 **NXP Semiconductors** 

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig 15. Package outline SOT109-1 (SO16)


74LV595\_3 © NXP B.V. 2009. All rights reserved.

74LV595 **NXP Semiconductors** 

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	b <sub>p</sub>	O	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19	


Fig 16. package outline (SOT338-1); (SSOP16)

© NXP B.V. 2009. All rights reserved.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	C	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

		EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
	MO-153				<del>99-12-27</del> 03-02-18	
_	IEC				IEC JEDEC JEHA	

Fig 17. Package outline SOT403-1 (TSSOP16)

4LV595\_3 © NXP B.V. 2009. All rights reserved.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 14. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 15. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LV595_3	20090421	Product data sheet	-	74LV595_2			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NX Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>						
74LV595_2	980402	Product data sheet	-	74LV595_1			
74LV595_1	970606	Product data sheet	-	-			

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

## 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

% NXP B.V. 2009. All rights reserved.

## 8-bit serial-in/serial-out or parallel-out shift register; 3-state

## 18. Contents

1	General description
2	Features
3	Applications
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
11	Dynamic characteristics 8
12	Waveforms
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 April 2009 Document identifier: 74LV595\_3