

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







### Low-Voltage CMOS Quad Buffer

# With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The 74LVC125A is a high performance, non–inverting quad buffer operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A  $V_{\rm I}$  specification of 5.5 V allows 74LVC125A inputs to be safely driven from 5.0 V devices. The 74LVC125A is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24 mA at the outputs. The Output Enable  $(\overline{OE}n)$  inputs, when HIGH, disable the outputs by placing them in a HIGH Z condition.

### **Features**

- Designed for 1.2 to 3.6 V V<sub>CC</sub> Operation
- 5.0 V Tolerant Interface Capability With 5.0 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 \text{ V}$
- 24 mA Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA) Substantially Reduces System Power Requirements
- ESD Performance: Human Body Model >2000 V Machine Model >200 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




### ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS



SOIC-14 D SUFFIX CASE 751A





TSSOP-14 DT SUFFIX CASE 948G



A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week

G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Pinout: 14-Lead (Top View)

### **PIN NAMES**

Pins	Function
<del>OE</del> n	Output Enable Inputs
Dn	Data Inputs
On	3-State Outputs




Figure 2. Logic Diagram

### **TRUTH TABLE**

INP	OUTPUTS	
<del>OE</del> n	Dn	On
L	L	L
L	Н	Н
Н	Х	Z

H = High Voltage Level
L = Low Voltage Level
Z = High Impedance State

X = High or Low Voltage Level and Transitions Are Acceptable; for I<sub>CC</sub> reasons, DO NOT FLOAT Inputs

### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +6.5		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +6.5$		V
Vo	DC Output Voltage	$-0.5 \le V_O \le +6.5$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
IO	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds	T <sub>L</sub> = 260		°C
TJ	Junction Temperature Under Bias	T <sub>J</sub> = 135		°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)	SOIC = 85 TSSOP = 100		°C/W
MSL	Moisture Sensitivity		Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage Operating Functional	1.65 1.2		3.6 3.6	V
VI	Input Voltage	0		5.5	V
V <sub>O</sub>	Output Voltage HIGH or LOW State 3-State	0		V <sub>CC</sub> 5.5	V
I <sub>OH</sub>	$ \begin{array}{l} \text{HIGH Level Output Current} \\ \text{V}_{\text{CC}} = 3.0 \text{ V} - 3.6 \text{ V} \\ \text{V}_{\text{CC}} = 2.7 \text{ V} - 3.0 \text{ V} \end{array} $			-24 -12	mA
l <sub>OL</sub>	LOW Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$			24 12	mA
T <sub>A</sub>	Operating Free–Air Temperature	-40		+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate V <sub>CC</sub> = 1.65 V to 2.7 V V <sub>CC</sub> = 2.7 V to 3.6 V	0 0		20 10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>2.</sup> Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

### DC ELECTRICAL CHARACTERISTICS

			-40°C to +85°C		-40	°C to +12	5°C		
Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Min	Typ (Note 3)	Max	Unit
VIH	HIGH-level input	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	-	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 x V <sub>CC</sub>	_	-	0.65 x V <sub>CC</sub>	-	-	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	1.7	-	-	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	_	
$V_{IL}$	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.12	_	-	0.12	V
	voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	_	0.35 x V <sub>CC</sub>	-	-	0.35 x V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	-	-	0.7	
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	-	8.0	
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH}$	or V <sub>IL</sub>						V
	voltage	$I_O = -100 \mu\text{A};$ $V_{CC} = 1.65 \text{V}$ to 3.6 V	V <sub>CC</sub> – 0.2	_	-	V <sub>CC</sub> – 0.3	-	-	
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	-	
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	-	
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	-	
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	-	
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	-	
VOL	LOW-level output	$V_I = V_{IH}$	or V <sub>IL</sub>						V
	voltage	$I_O = 100 \ \mu A;$ $V_{CC} = 1.65 \ V \ to \ 3.6 \ V$	-	-	0.2	-	-	0.3	
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	-	0.65	
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	-	8.0	
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	ı	_	0.4	-	_	0.6	
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	ı	_	0.55	-	_	0.8	
l <sub>l</sub>	Input leakage current	$V_I = 5.5V$ or GND $V_{CC} = 3.6 V$	ı	±0.1	±5	-	±0.1	±20	μΑ
l <sub>OZ</sub>	OFF-state output current	VI = VIH  or VIL; $V_O = 5.5 \text{ V or GND}; V_{CC} = 3.6 \text{ V}$	-	±0.1	±5	-	±0.1	±20	μΑ
l <sub>OFF</sub>	Power-off leakage current	$V_{I}$ or $V_{O} = 5.5 \text{ V}$ ; $V_{CC} = 0.0 \text{ V}$	_	±0.1	±10	_	±0.1	±20	μΑ
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 3.6 \text{ V}$	I	0.1	10	-	0.1	40	μΑ
$\Delta I_{CC}$	Additional supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> - 0.6 V; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.7 V to 3.6 V	-	5	500	_	5	5000	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. All typical values are measured at  $T_A = 25^{\circ}C$  and  $V_{CC} = 3.3$  V, unless stated otherwise.

### AC ELECTRICAL CHARACTERISTICS ( $t_R = t_F = 2.5 \text{ ns}$ )

			-40°C to +85°C		-40°C to +125°C				
Symbol	Parameter	Conditions	Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	Unit
t <sub>pd</sub>	Propagation Delay (Note 5) Dn to On	V <sub>CC</sub> = 1.2 V	_	12.0	-	-	-	-	ns
	Dir to On	V <sub>CC</sub> = 1.65 V to 1.95 V	1.5	5.4	11.0	1.5	_	12.8	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.0	2.9	5.7	1.0	-	6.7	
		V <sub>CC</sub> = 2.7 V	1.5	2.8	5.5	1.5	-	7.0	
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.5	4.8	1.0	-	6.0	
t <sub>en</sub>	Enable Time (Note 6)	V <sub>CC</sub> = 1.2 V	-	16.0	_	-	-	_	ns
	OEn to On	V <sub>CC</sub> = 1.65 V to 1.95 V	1.0	5.0	12.2	1.0	-	14.2	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.5	2.9	6.8	0.5	-	7.9	
		V <sub>CC</sub> = 2.7 V	1.5	3.1	6.6	1.5	-	8.5	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.3	5.4	1.0	-	7.0	
t <sub>dis</sub>	Disable Time (Note 7) OEn to On	V <sub>CC</sub> = 1.2 V	_	7.0	_	-	-	_	ns
	OEN to ON	V <sub>CC</sub> = 1.65 V to 1.95 V	2.2	4.6	7.5	2.2	-	8.7	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.5	2.6	4.2	0.5	-	5.0	
		V <sub>CC</sub> = 2.7 V	1.5	3.1	5.0	1.5	-	6.5	
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	3.2	4.6	1.0	-	6.0	
t <sub>sk(0)</sub>	Output Skew Time (Note 8)		-	-	1	-	-	1.5	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 4. Typical values are measured at TA = 25°C and Vcc = 3.3 V, unless stated otherwise.
- 5. t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.
- 6. ten is the same as tPZL and tPZH.
- 7.  $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .
- 8. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 9)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		0.8 0.6		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 9)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		-0.8 -0.6		V

<sup>9.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit	
CIN	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$	4.0	pF	
Соит	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	5.0	pF	
$C_{PD}$	Power Dissipation Capacitance	Per input; V <sub>I</sub> = GND or V <sub>CC</sub>			
	(Note 10)	V <sub>CC</sub> = 1.65 V to 1.95 V	6.0	1	
		V <sub>CC</sub> = 2.3 V to 2.7 V	9.4	1	
		V <sub>CC</sub> = 3.0 V to 3.6 V	12.4	1	

<sup>10.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).


P<sub>D</sub> = C<sub>PD</sub> x V<sub>CC</sub><sup>2</sup> x fi x N +  $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x fo) where: fi = input frequency in MHz; fo = output frequency in MHz C<sub>L</sub> = output load capacitance in pF V<sub>CC</sub> = supply voltage in Volts N = number of outputs switching

 $<sup>\</sup>Sigma(C_L \times V_{CC}^2 \times fo) = \text{sum of the outputs.}$ 



### **WAVEFORM 1 - PROPAGATION DELAYS**

 $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns




### WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 

Figure 3. AC Waveforms

	V <sub>CC</sub>					
Symbol	3.3 V $\pm$ 0.3 V	2.7 V	V <sub>CC</sub> < 2.7 V			
Vmi	1.5 V	1.5 V	V <sub>CC</sub> /2			
Vmo	1.5 V	1.5 V	V <sub>CC</sub> /2			
$V_{HZ}$	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V			
$V_{LZ}$	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 015 V			



 $C_L$  includes jig and probe capacitance  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega)$   $R_1$  =  $R_L$ 

Supply Voltage	Input		Load				
V <sub>CC</sub> (V)	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>
1.2	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	Open	2 x V <sub>CC</sub>	GND
1.65 – 1.95	V <sub>CC</sub>	≤ 2 ns	30 pF	1 kΩ	Open	2 x V <sub>CC</sub>	GND
2.3 – 2.7	V <sub>CC</sub>	≤ 2 ns	30 pF	500 Ω	Open	2 x V <sub>CC</sub>	GND
2.7	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V <sub>CC</sub>	GND
3 – 3.6	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V <sub>CC</sub>	GND

Figure 4. Test Circuit


### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
74LVC125ADR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
74LVC125ADTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS

### TSSOP-14 **CASE 948G ISSUE B**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  - DIMENSIONING AND TOLERANCING PER ANSI Y14 5M, 1982.
     CONTROLLING DIMENSION: MILLIMETER.
     DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
     MOLD FLASH OR GATE BURRS SHALL NOT

  - MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

    4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


    5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.

    5. TERMINAL NUMBERS ARE SHOWN FOR

  - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIM	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252	BSC	
М	0 °	8 °	0 °	8 °	


### **SOLDERING FOOTPRINT\***





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


### PACKAGE DIMENSIONS

### SOIC-14 NB CASE 751A-03 ISSUE K










#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 2. CONTROLLING DIMENSION: MILLIME I ERS.
  3. DIMENSION & DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION
  SHALL BE 0.13 TOTAL IN EXCESS OF AT
  MAXIMUM MATERIAL CONDITION.
  4. DIMENSIONS D AND E DO NOT INCLUDE
  MOLD PROTRUSIONS.

  MANUAL MANUAL PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
А3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
е	1.27 BSC		0.050 BSC	
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
М	0 0	70	0 0	70



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any licenses under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative