

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Dual 2-input EXCLUSIVE-OR gate

Rev. 12 — 15 December 2016

Product data sheet

1. General description

The 74LVC2G86 provides a dual 2-input EXCLUSIVE-OR gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ♦ MM JESD22-A115-A exceeds 200 V
- \pm 24 mA output drive (V_{CC} = 3.0 V)
- CMOS low-power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC2G86DP	–40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2
74LVC2G86DC	–40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1
74LVC2G86GT	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 \times 1.95 \times 0.5 mm	SOT833-1
74LVC2G86GF	–40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1 \times 0.5$ mm	SOT1089
74LVC2G86GD	–40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body $3\times2\times0.5$ mm	SOT996-2
74LVC2G86GM	–40 °C to +125 °C	XQFN8	plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 \times 1.6 \times 0.5 mm	SOT902-2
74LVC2G86GN	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.2 \times 1.0 \times 0.35$ mm	SOT1116
74LVC2G86GS	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body $1.35 \times 1.0 \times 0.35$ mm	SOT1203

4. Marking


Table 2. Marking codes


Type number	Marking code ^[1]
74LVC2G86DP	V86
74LVC2G86DC	V86
74LVC2G86GT	V86
74LVC2G86GF	VH
74LVC2G86GD	V86
74LVC2G86GM	V86
74LVC2G86GN	VH
74LVC2G86GS	VH

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

Dual 2-input EXCLUSIVE-OR gate


5. Functional diagram






6. Pinning information

6.1 Pinning



Dual 2-input EXCLUSIVE-OR gate



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description	
	SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT996-2, SOT1116 and SOT1203	SOT902-2	
1A, 2A	1, 5	7, 3	data input
1B, 2B	2, 6	6, 2	data input
GND	4	4	ground (0 V)
1Y, 2Y	7, 3	1, 5	data output
V _{CC}	8	8	supply voltage

7. Functional description

Table 4. Function table [1]

Input		Output
nA	nB	nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level; L = LOW voltage level

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-50	-	mA
VI	input voltage		[1]	-0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V		-	±50	mA
Vo	output voltage	Active mode	[1][2]	-0.5	V _{CC} + 0.5	V
		Power-down mode	[1][2]	-0.5	+6.5	V
Io	output current	$V_O = 0$ to V_{CC}		-	±50	mA
I _{CC}	supply current			-	100	mA
I_{GND}	ground current			-100	-	mA
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3]	-	300	mW
T _{stg}	storage temperature			-65	+150	°C

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
V _O	output voltage	Active mode	0	V _{CC}	V
		V _{CC} = 0 V; Power-down mode	0	5.5	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	-	20	ns/V
		V _{CC} = 2.7 V to 5.5 V	-	10	ns/V

^[2] When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

^[3] For TSSOP8 packages: above 55 °C the value of P_{tot} derates linearly with 2.5 mW/K.
For VSSOP8 packages: above 110 °C the value of P_{tot} derates linearly with 8.0 mW/K.
For XSON8 and XQFN8 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

Dual 2-input EXCLUSIVE-OR gate

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T _{amb} = -	40 °C to +85 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	٧
V_{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_{O} = 100 μ A; V_{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	0.07	0.45	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.12	0.3	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.17	0.4	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.33	0.55	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	0.39	0.55	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -100 \mu A$; $V_{CC} = 1.65 V$ to 5.5 V	V _{CC} - 0.1	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	1.54	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	2.15	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	2.50	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	2.62	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	4.11	-	V
l _l	input leakage current	$V_I = 5.5 \text{ V or GND}$; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	±0.1	±1	μΑ
I _{OFF}	power-off leakage current	V_{I} or $V_{O} = 5.5 \text{ V}$; $V_{CC} = 0 \text{ V}$	-	±0.1	±2	μΑ
I _{CC}	supply current	V _I = 5.5 V or GND; V _{CC} = 1.65 V to 5.5 V; I _O = 0 A	-	0.1	4	μА
Δl _{CC}	additional supply current	per pin; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 2.3 \text{ V}$ to 5.5 V	-	5	500	μΑ
Cı	input capacitance		-	2.5	-	pF

Dual 2-input EXCLUSIVE-OR gate

Table 7. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T _{amb} = -	40 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	٧
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	٧
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	٧
		V _{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	٧
V_{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	٧
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	٧
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	٧
		V _{CC} = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	٧
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 100 \mu A; V_{CC} = 1.65 V \text{ to } 5.5 V$	-	-	0.1	٧
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.70	٧
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	٧
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.60	٧
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.80	٧
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	٧
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -100 \mu A$; $V_{CC} = 1.65 V to 5.5 V$	V _{CC} - 0.1	-	-	٧
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	0.95	-	-	٧
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	٧
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	-	0.7 V 0.8 V 0.3 × V _{CC} V 0.1 V 0.70 V 0.45 V 0.60 V 0.80 V - V - V - V - V - V - V +1 μA +2 μA	٧
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.4	-	-	٧
l _l	input leakage current	$V_{I} = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	±1	μА
I _{OFF}	power-off leakage current	V_{I} or $V_{O} = 5.5 \text{ V}$; $V_{CC} = 0 \text{ V}$	-	-	±2	μА
I _{CC}	supply current	V _I = 5.5 V or GND; V _{CC} = 1.65 V to 5.5 V; I _O = 0 A	-	-	4	μА
ΔI_{CC}	additional supply current	per pin; $V_1 = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 2.3 \text{ V}$ to 5.5 V	-	-	500	μΑ

^[1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground 0 V); for test circuit see Figure 9.

Symbol	Parameter	Conditions	-40	°C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	nA, nB to nY; see Figure 8						
		V _{CC} = 1.65 V to 1.95 V	1.4	3.8	9.9	1.4	12.4	ns
		V _{CC} = 2.3 V to 2.7 V	0.8	2.5	5.7	0.8	7.2	ns
		V _{CC} = 2.7 V	0.8	3.0	5.7	0.8	7.2	ns
		V _{CC} = 3.0 V to 3.6 V	0.8	2.3	4.7	0.8	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	0.6	1.9	3.6	0.6	4.5	ns
C_{PD}	power dissipation capacitance	per gate; $V_I = GND$ to V_{CC} ; $V_{CC} = 3.3 \text{ V}$						
		output enabled	-	15.8	-	-	-	pF

- [1] Typical values are measured at $T_{amb} = 25$ °C and $V_{CC} = 1.8$ V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL}
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

fo = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

12. Waveforms



Measurement points are given in Table 9.


 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 8. Propagation delay input (nA, nB) to output (nY)

Dual 2-input EXCLUSIVE-OR gate

Table 9. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$



Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 9. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input Load			V _{EXT}	
V _{CC}	VI	t _r , t _f	C _L	R_L	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V _{CC}	≤ 2.5 ns	50 pF	500 Ω	open

13. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig 10. Package outline SOT505-2 (TSSOP8)

VC2G86 All information provided in this document is subject to legal disclaimers.




Fig 11. Package outline SOT765-1 (VSSOP8)

All information provided in this document is subject to legal disclaimers.




Fig 12. Package outline SOT833-1 (XSON8)

74LVC2G86 All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserve




Fig 13. Package outline SOT1089 (XSON8)

74LVC2G86 All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved




Fig 14. Package outline SOT996-2 (XSON8)

All information provided in this document is subject to legal disclaimers.




Fig 15. Package outline SOT902-2 (XQFN8)

74LVC2G86

All information provided in this document is subject to legal disclaimers.




Fig 16. Package outline SOT1116 (XSON8)




Fig 17. Package outline SOT1203 (XSON8)

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVC2G86 v.12	20161215	Product data sheet	-	74LVC2G86 v.11	
Modifications:	• <u>Table 7</u> : The	maximum limits for leakage of	current and supply cu	irrent have changed.	
74LVC2G86 v.11	20130408	Product data sheet	-	74LVC2G86 v.10	
Modifications:	For type nur	For type number 74LVC2G86GD XSON8U has changed to XSON8.			
74LVC2G86 v.10	20120521	Product data sheet	-	74LVC2G86 v.9	
Modifications:	For type number 74LVC2G86GM the sot code has changed to SOT902-2.				
74LVC2G86 v.9	20111125	Product data sheet	-	74LVC2G86 v.8	
Modifications:	Legal pages	updated.			
74LVC2G86 v.8	20101019	Product data sheet	-	74LVC2G86 v.7	
74LVC2G86 v.7	20080613	Product data sheet	-	74LVC2G86 v.6	
74LVC2G86 v.6	20080222	Product data sheet	-	74LVC2G86 v.5	
74LVC2G86 v.5	20070907	Product data sheet	-	74LVC2G86 v.4	
74LVC2G86 v.4	20061013	Product data sheet	-	74LVC2G86 v.3	
74LVC2G86 v.3	20050207	Product data sheet	-	74LVC2G86 v.2	
74LVC2G86 v.2	20041018	Product specification	-	74LVC2G86 v.1	
74LVC2G86 v.1	20030825	Product specification	-	-	

Dual 2-input EXCLUSIVE-OR gate

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC2G86

All information provided in this document is subject to legal disclaimers.

Dual 2-input EXCLUSIVE-OR gate

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Dual 2-input EXCLUSIVE-OR gate

18. Contents

1	General description
2	Features and benefits
3	Ordering information 2
4	Marking 2
5	Functional diagram 3
6	Pinning information 3
6.1	Pinning
6.2	Pin description 4
7	Functional description 4
8	Limiting values 5
9	Recommended operating conditions 5
10	Static characteristics 6
11	Dynamic characteristics 8
12	Waveforms
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information 20
12	Contents 21