imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Rev. 1 — 17 April 2013

Product data sheet

1. General description

The 74LVC373A-Q100 consists of eight D-type transparent latches, featuring separate D-type inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable input (pin LE) and an output enable input (pin OE) are common to all internal latches.

When pin LE is HIGH, data at the D-inputs (pins D0 to D7) enters the latches. In this condition, the latches are transparent, that is, a latch output changes each time its corresponding D-input changes. When pin LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of pin LE. When pin \overrightarrow{OE} is LOW, the contents of the eight latches are available at the Q-outputs (pins Q0 to Q7). When pin \overrightarrow{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of input pin \overrightarrow{OE} does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications. The 74LVC373A-Q100 is functionally identical to the 74LVC573A-Q100, but has a different pin arrangement.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- High-impedance outputs when $V_{CC} = 0 V$
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - MIL-STD-883, method 3015 exceeds 2000 V
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)



3. Ordering information


Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LVC373AD-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1						
74LVC373ADB-Q100	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1						
74LVC373APW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1						
74LVC373ABQ-Q100	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1						

4. Functional diagram



74LVC373A-Q100


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state



74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

5. Pinning information



5.1 Pinning

5.2 Pin description

Symbol Pin Description OE 1 output enable input (active LOW) LE 11 latch enable input (active HIGH) D[0:7] 3, 4, 7, 8, 13, 14, 17, 18 data input Q[0:7] 2, 5, 6, 9, 12, 15, 16, 19 latch output GND 10 ground (0 V) V _{CC} 20 supply voltage	Table 2.	Pin description	
LE 11 latch enable input (active HIGH) D[0:7] 3, 4, 7, 8, 13, 14, 17, 18 data input Q[0:7] 2, 5, 6, 9, 12, 15, 16, 19 latch output GND 10 ground (0 V)	Symbol	Pin	Description
D[0:7] 3, 4, 7, 8, 13, 14, 17, 18 data input Q[0:7] 2, 5, 6, 9, 12, 15, 16, 19 latch output GND 10 ground (0 V)	OE	1	output enable input (active LOW)
Q[0:7] 2, 5, 6, 9, 12, 15, 16, 19 latch output GND 10 ground (0 V)	LE	11	latch enable input (active HIGH)
GND 10 ground (0 V)	D[0:7]	3, 4, 7, 8, 13, 14, 17, 18	data input
	Q[0:7]	2, 5, 6, 9, 12, 15, 16, 19	latch output
V _{CC} 20 supply voltage	GND	10	ground (0 V)
	V _{CC}	20	supply voltage

6. Functional description

Table 3.Functional table

Operating modes	Input		Internal latch	Output	
	OE	LE	Dn		Qn
Enable and read register (transparent mode)	L	Н	L	L	L
	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
	L	L	h	Н	Н
Latch register and disable outputs	Н	L	I	L	Z
	Н	L	h	Н	Z

[1] H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

Z = High-impedance OFF-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

				10	,
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
Ι _{ΟΚ}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0	-	±50	mA
Vo	output voltage	HIGH or LOW-state	[2] -0.5	$V_{CC} + 0.5$	V
		3-state	[2] -0.5	+6.5	V
lo	output current	$V_{O} = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	<u>[3]</u>	500	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] For SO20 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
 For (T)SSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
 For DHVQFN20 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

8. Recommended operating conditions

Recommended operating cond	Recommended operating conditions							
Parameter	Conditions	Min	Тур	Max	Unit			
supply voltage		1.65	-	3.6	V			
	functional	1.2	-	-	V			
input voltage		0	-	5.5	V			
output voltage	HIGH or LOW-state	0	-	V_{CC}	V			
	3-state	0	-	5.5	V			
ambient temperature	in free air	-40	-	+125	°C			
input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	0	-	20	ns/V			
	V _{CC} = 2.7 V to 3.6 V	0	-	10	ns/V			
	Parameter supply voltage input voltage output voltage ambient temperature	supply voltage functional input voltage HIGH or LOW-state output voltage 3-state ambient temperature in free air input transition rise and fall rate V _{CC} = 1.65 V to 2.7 V	$\begin{tabular}{ c c } \hline Parameter & Conditions & Min \\ supply voltage & 1.65 \\ functional & 1.2 \\ input voltage & 0 \\ output voltage & 0 \\ output voltage & 10 \\ output voltage & 0 \\ \hline 3-state & 0 \\ ambient temperature & in free air & -40 \\ input transition rise and fall rate & V_{CC} = 1.65 V to 2.7 V & 0 \\ \hline \end{tabular}$	$\begin{tabular}{ c c } \hline Parameter & Conditions & Min & Typ \\ \hline supply voltage & 1.65 & - \\ \hline functional & 1.2 & - \\ \hline functional & 1.2 & - \\ \hline functional & 1.2 & - \\ 0 & - \\ 0 & - \\ 0 & - \\ \hline functional & 0 & - \\ 0 & - \\ \hline functional & 0 & - \\ 0 & - \\ \hline functional & & $	$\begin{tabular}{ c c c } \hline Parameter & Conditions & Min & Typ & Max \\ \hline supply voltage & 1.65 & - 3.6 \\ \hline supply voltage & 1.65 & - 1.2 & - 1.2 \\ \hline supply voltage & 1.2 & - 1.2 & - 1.2 \\ \hline supply voltage & 0 & - 1.2 & 0.2 & 5.5 \\ \hline supply voltage & HIGH or LOW-state & 0 & - 1.2 & V_{CC} \\ \hline supply voltage & 1.65 V to 2.7 V & 0 & - 1.2 \\ \hline supply voltage & V_{CC} = 1.65 V to 2.7 V & 0 & - 20 \\ \hline supply voltage & V_{CC} = 1.65 V to 2.7 V & 0 & - 1.2 \\ \hline supply voltage & V_{CC} = 1.2 \\ \hline supp voltage & V_{CC} = 1.2 \\ \hline sup voltage $			

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	S5 ℃	–40 °C to	Unit	
			Min	Typ <mark>[1]</mark>	Max	Min	Max	1
V _{IH}	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.3	۷
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.45	-	0.65	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
I	input leakage current	V_{CC} = 3.6 V; V_{I} = 5.5 V or GND	-	±0.1	±5	-	±20	μA

All information provided in this document is subject to legal disclaimers.

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Symbol	Parameter	Conditions	-40	0 °C to +85	°C	–40 °C to	–40 °C to +125 °C		
			Min	Typ[1]	Max	Min	Max		
I _{OZ}	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \ V; \\ V_{O} = 5.5 \ V \text{ or } GND; \end{array}$	-	±0.1	±5	-	±20	μA	
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 5.5 V	-	±0.1	±10	-	±20	μA	
I _{CC}	supply current	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3.6 \ V; \ V_{I} = V_{CC} \ \text{or GND}; \\ I_{O} = 0 \ A \end{array}$	-	0.1	10	-	40	μA	
Δl _{CC}	additional supply current	per input pin; V _{CC} = 2.7 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A	-	5	500	-	5000	μA	
Cı	input capacitance	$\label{eq:VCC} \begin{array}{l} V_{CC} = 0 \ V \ \text{to} \ 3.6 \ V; \\ V_I = GND \ \text{to} \ V_{CC} \end{array}$	-	5.0	-	-	-	pF	

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7.Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 12.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	o +125 °C	Unit
			-	Min	Typ <mark>[1]</mark>	Max	Min	Max	
t _{pd}	propagation delay	Dn to Qn; see Figure 8	[2]						
		V _{CC} = 1.2 V		-	14	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		1.5	6.5	15.8	1.5	18.2	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	3.4	8.2	1.0	9.4	ns
	$V_{CC} = 2.7 V$		1.5	3.4	7.8	1.5	10.0	ns	
	V_{CC} = 3.0 V to 3.6 V		1.5	2.9	6.8	1.5	8.5	ns	
		LE to Qn; see Figure 9	[2]						
	V _{CC} = 1.2 V		-	16	-	-	-	ns	
		V _{CC} = 1.65 V to 1.95 V		2.2	7.3	16.8	2.2	19.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	3.9	8.6	1.5	10.0	ns
		$V_{CC} = 2.7 V$		1.5	3.5	8.2	1.5	10.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	3.3	7.2	1.5	9.0	ns
t _{en}	enable time	OE to Qn; see Figure 10	[2]						
		V _{CC} = 1.2 V		-	17	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		1.5	6.8	17.6	1.5	20.3	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	3.8	9.7	1.5	11.2	ns
		$V_{CC} = 2.7 V$		1.5	3.8	8.7	1.5	11.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	3.1	7.7	1.5	10.0	ns

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	–40 °C to	o +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{dis}	disable time	OE to Qn; see Figure 10	[2]						
		V _{CC} = 1.2 V		-	8.0	-	-	-	ns
		V _{CC} = 1.65 V to 1.95 V		2.3	4.3	10.3	2.3	11.9	ns
		V_{CC} = 2.3 V to 2.7 V		1.0	2.4	5.8	1.0	6.8	ns
		$V_{CC} = 2.7 V$		1.5	3.2	7.1	1.5	9.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	3.0	6.1	1.5	8.0	ns
tw	pulse width	LE HIGH; see Figure 9							
		V _{CC} = 1.65 V to 1.95 V		5.0	-	-	5.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		4.0	-	-	4.0	-	ns
	$V_{CC} = 2.7 V$		3.0	-	-	3.0	-	ns	
	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		3.0	1.5	-	3.0	-	ns	
t _{su}	su set-up time	Dn to LE; see Figure 11							
		V _{CC} = 1.65 V to 1.95 V		4.0	-	-	4.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.7 V$		2.0	-	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		2.0	0.0	-	2.0	-	ns
t _h	hold time	Dn to LE; see Figure 11							
		V _{CC} = 1.65 V to 1.95 V		3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		2.0	-	-	2.0	-	ns
		$V_{CC} = 2.7 V$		1.5	-	-	1.5	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	0.3	-	1.5	-	ns
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD}	power dissipation	per latch; $V_I = GND$ to V_{CC}	<u>[4]</u>						
	capacitance	V _{CC} = 1.65 V to 1.95 V		-	16.6	-		-	pF
		V_{CC} = 2.3 V to 2.7 V		-	19.2	-		-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	21.6	-		-	pF

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 12.

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz; f_o = output frequency in MHz

 C_L = output load capacitance in pF


 V_{CC} = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state


11. AC waveforms





74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state







Table 8. Measurement points

Supply voltage	pply voltage Input			Output				
V _{cc}	VI	V _M	V _M	V _X	V _Y			
1.2 V	V _{CC}	$0.5 \times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	$V_{OH} - 0.15 \ V$			
1.65 V to 1.95 V	V _{CC}	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V			
2.3 V to 2.7 V	V _{CC}	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V			
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 \ V$			
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 \ V$			

74LVC373A_Q100
Product data sheet

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state



Supply voltage	Input	Input		Load		V _{EXT}		
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V _{CC}	\leq 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND	

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

12. Package outline




Fig 13. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state




Fig 14. Package outline SOT339-1 (SSOP20)

All information provided in this document is subject to legal disclaimers.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state





Fig 15. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state



DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1

Fig 16. Package outline SOT764-1 (DHVQFN20)

All information provided in this document is subject to legal disclaimers.

13. Abbreviations

Table 10.	Abbreviations
Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MIL	Military
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVC373A_Q100 v.1	20130417	Product data sheet	-	-	

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74LVC373A-Q100

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 7
11	AC waveforms 9
12	Package outline 12
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks 18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 April 2013 Document identifier: 74LVC373A_Q100