Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

nexperia

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use **http://www.nexperia.com**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved
Should be replaced with:
- **© Nexperia B.V. (year). All rights reserved**.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74LVC8T245; 74LVCH8T245
8-bit dual supply translating transceiver; 3-state

Rev. 3 — 12 December 2011   **Product data sheet**

1. General description

The 74LVC8T245; 74LVCH8T245 are 8-bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output ports (pins An and Bn), a direction control input (DIR), an output enable input ($\overline{\text{OE}}$) and dual supply pins ($V_{CC(A)}$ and $V_{CC(B)}$). Both $V_{CC(A)}$ and $V_{CC(B)}$ can be supplied at any voltage between 1.2 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins An, $\overline{\text{OE}}$ and DIR are referenced to $V_{CC(A)}$ and pins Bn are referenced to $V_{CC(B)}$. A HIGH on DIR allows transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The output enable input ($\overline{\text{OE}}$) can be used to disable the outputs so the buses are effectively isolated.

The devices are fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either $V_{CC(A)}$ or $V_{CC(B)}$ are at GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH8T245 holds unused or floating data inputs at a valid logic level.

2. Features and benefits

- Wide supply voltage range:
  - ◆ $V_{CC(A)}$: 1.2 V to 5.5 V
  - ◆ $V_{CC(B)}$: 1.2 V to 5.5 V
- High noise immunity
- Complies with JEDEC standards:
  - ◆ JESD8-7 (1.2 V to 1.95 V)
  - ◆ JESD8-5 (1.8 V to 2.7 V)
  - ◆ JESD8C (2.7 V to 3.6 V)
  - ◆ JESD36 (4.5 V to 5.5 V)
- ESD protection:
  - ◆ HBM JESD22-A114F Class 3A exceeds 4000 V
  - ◆ MM JESD22-A115-B exceeds 200 V
  - ◆ CDM JESD22-C101E exceeds 1000 V
- Maximum data rates:
  - ◆ 420 Mbps (3.3 V to 5.0 V translation)
  - ◆ 210 Mbps (translate to 3.3 V))
  - ◆ 140 Mbps (translate to 2.5 V)
  - ◆ 75 Mbps (translate to 1.8 V)

◆ 60 Mbps (translate to 1.5 V)
■ Suspend mode
■ Latch-up performance exceeds 100 mA per JESD 78B Class II
■ ±24 mA output drive (V_{CC} = 3.0 V)
■ Inputs accept voltages up to 5.5 V
■ Low power consumption: 30 μA maximum I_{CC}
■ I_{OFF} circuitry provides partial Power-down mode operation
■ Multiple package options
■ Specified from −40 °C to +85 °C and −40 °C to +125 °C

3. Ordering information

Table 1.   Ordering information

Type number	Package				
	Temperature range	**Name**	**Description**		**Version**
74LVC8T245PW 74LVCH8T245PW	−40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm		SOT355-1
74LVC8T245BQ 74LVCH8T245BQ	−40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 × 5.5 × 0.85 mm		SOT815-1

4. Functional diagram

**Fig 1.   Logic symbol**

74LVC_LVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 3 — 12 December 2011

**2 of 28**

Fig 2.   Logic diagram (one channel)

5.   Pinning information

5.1   Pinning

Fig 3.   Pin configuration SOT355-1 (TSSOP24)

(1)   This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to GND.

Fig 4.   Pin configuration SOT815-1 (DHVQFN24)

74LVC_LVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 3 — 12 December 2011

3 of 28

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$V_{CC(A)}$	1	supply voltage A (An inputs/outputs, $\overline{OE}$ and DIR inputs are referenced to $V_{CC(A)}$)
DIR	2	direction control
A1 to A8	3, 4, 5, 6, 7, 8, 9, 10	data input or output
GND[1]	11	ground (0 V)
GND[1]	12	ground (0 V)
GND[1]	13	ground (0 V)
B1 to B8	21, 20, 19, 18, 17, 16, 15, 14	data input or output
$\overline{OE}$	22	output enable input (active LOW)
$V_{CC(B)}$	23	supply voltage B (Bn inputs/outputs are referenced to $V_{CC(B)}$)
$V_{CC(B)}$	24	supply voltage B (Bn inputs/outputs are referenced to $V_{CC(B)}$)

[1] All GND pins must be connected to ground (0 V).

6. Functional description

Table 3. Function table[1]

Supply voltage	Input		Input/output[3]	
$V_{CC(A)}$, $V_{CC(B)}$	$\overline{OE}$[2]	DIR[2]	An[2]	Bn[2]
1.2 V to 5.5 V	L	L	An = Bn	input
1.2 V to 5.5 V	L	H	input	Bn = An
1.2 V to 5.5 V	H	X	Z	Z
GND[3]	X	X	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

[2] The An inputs/outputs, DIR and $\overline{OE}$ input circuit is referenced to $V_{CC(A)}$; The Bn inputs/outputs circuit is referenced to $V_{CC(B)}$.

[3] If at least one of $V_{CC(A)}$ or $V_{CC(B)}$ is at GND level, the device goes into suspend mode.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC(A)}$	supply voltage A			−0.5	+6.5	V
$V_{CC(B)}$	supply voltage B			−0.5	+6.5	V
I_{IK}	input clamping current	V_I < 0 V		−50	-	mA
V_I	input voltage		[1]	−0.5	+6.5	V
I_{OK}	output clamping current	V_O < 0 V		−50	-	mA
V_O	output voltage	Active mode	[1][2][3]	−0.5	V_{CCO} + 0.5	V
		Suspend or 3-state mode	[1]	−0.5	+6.5	V
I_O	output current	V_O = 0 V to V_{CCO}	[2]	-	±50	mA
I_{CC}	supply current	$I_{CC(A)}$ or $I_{CC(B)}$; per V_{CC} pin		-	100	mA

74LVC_LVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 3 — 12 December 2011

4 of 28

Table 4.   Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
I_{GND}	ground current	per GND pin		−100	-	mA
T_{stg}	storage temperature			−65	+150	°C
P_{tot}	total power dissipation	T_{amb} = −40 °C to +125 °C	[4]	-	500	mW

[1]   The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] V_{CCO} is the supply voltage associated with the output port.

[3] V_{CCO} + 0.5 V should not exceed 6.5 V.

[4]   For TSSOP24 package: P_{tot} derates linearly at 5.5 mW/K above 60 °C.
       For DHVQFN24 package: P_{tot} derates linearly at 4.5 mW/K above 60 °C.

8.   Recommended operating conditions

Table 5.   Recommended operating conditions

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC(A)}$	supply voltage A			1.2	5.5	V
$V_{CC(B)}$	supply voltage B			1.2	5.5	V
V_I	input voltage			0	5.5	V
V_O	output voltage	Active mode	[1]	0	V_{CCO}	V
		Suspend or 3-state mode		0	5.5	V
T_{amb}	ambient temperature			−40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	V_{CCI} = 1.2 V	[2]	-	20	ns/V
		V_{CCI} = 1.4 V to 1.95 V		-	20	ns/V
		V_{CCI} = 2.3 V to 2.7 V		-	20	ns/V
		V_{CCI} = 3 V to 3.6 V		-	10	ns/V
		V_{CCI} = 4.5 V to 5.5 V		-	5	ns/V

[1] V_{CCO} is the supply voltage associated with the output port.

[2] V_{CCI} is the supply voltage associated with the input port.

9.   Static characteristics

Table 6.   Typical static characteristics at T_{amb} = 25 °C
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}	[1]				
		I_O = −3 mA; V_{CCO} = 1.2 V		-	1.09	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		I_O = 3 mA; V_{CCO} = 1.2 V	[1]	-	0.07	-	V
I_I	input leakage current	DIR, $\overline{OE}$ input; V_I = 0 V to 5.5 V; V_{CCI} = 1.2 V to 5.5 V	[2]	-	-	±1	µA
I_{BHL}	bus hold LOW current	A or B port; V_I = 0.42 V; V_{CCI} = 1.2 V	[2]	-	19	-	µA
I_{BHH}	bus hold HIGH current	A or B port; V_I = 0.78 V; V_{CCI} = 1.2 V	[2]	-	−19	-	µA

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

5 of 28

Table 6.   **Typical static characteristics at T$_{amb}$ = 25 °C** *…continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I$_{BHLO}$	bus hold LOW overdrive current	A or B port; V$_{CCI}$ = 1.2 V	[2][3]	-	19	-	μA
I$_{BHHO}$	bus hold HIGH overdrive current	A or B port; V$_{CCI}$ = 1.2 V	[2][3]	-	−19	-	μA
I$_{OZ}$	OFF-state output current	A or B port; V$_O$ = 0 V or V$_{CCO}$; V$_{CCO}$ = 1.2 V to 5.5 V	[1]	-	-	±1	μA
		suspend mode A port; V$_O$ = 0 V or V$_{CCO}$; V$_{CC(A)}$ = 5.5 V; V$_{CC(B)}$ = 0 V	[1]	-	-	±1	μA
		suspend mode B port; V$_O$ = 0 V or V$_{CCO}$; V$_{CC(A)}$ = 0 V; V$_{CC(B)}$ = 5.5 V	[1]	-	-	±1	μA
I$_{OFF}$	power-off leakage current	A port; V$_I$ or V$_O$ = 0 V to 5.5 V; V$_{CC(A)}$ = 0 V; V$_{CC(B)}$ = 1.2 V to 5.5 V		-	-	±1	μA
		B port; V$_I$ or V$_O$ = 0 V to 5.5 V; V$_{CC(B)}$ = 0 V; V$_{CC(A)}$ = 1.2 V to 5.5 V		-	-	±1	μA
C$_I$	input capacitance	DIR, $\overline{OE}$ input; V$_I$ = 0 V or 3.3 V; V$_{CC(A)}$ = 3.3 V		-	3	-	pF
C$_{I/O}$	input/output capacitance	A and B port; V$_O$ = 3.3 V or 0 V; V$_{CC(A)}$ = V$_{CC(B)}$ = 3.3 V		-	6.5	-	pF

[1] V$_{CCO}$ is the supply voltage associated with the output port.

[2] V$_{CCI}$ is the supply voltage associated with the data input port.

[3] To guarantee the node switches, an external driver must source/sink at least I$_{BHLO}$ / I$_{BHHO}$ when the input is in the range V$_{IL}$ to V$_{IH}$.

Table 7.   **Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		−40 °C to +85 °C		−40 °C to +125 °C		Unit
				Min	**Max**	**Min**	**Max**	
V$_{IH}$	HIGH-level input voltage	data input	[1]					
		V$_{CCI}$ = 1.2 V		0.8V$_{CCI}$	-	0.8V$_{CCI}$	-	V
		V$_{CCI}$ = 1.4 V to 1.95 V		0.65V$_{CCI}$	-	0.65V$_{CCI}$	-	V
		V$_{CCI}$ = 2.3 V to 2.7 V		1.7	-	1.7	-	V
		V$_{CCI}$ = 3.0 V to 3.6 V		2.0	-	2.0	-	V
		V$_{CCI}$ = 4.5 V to 5.5 V		0.7V$_{CCI}$	-	0.7V$_{CCI}$	-	V
		DIR, $\overline{OE}$ input						
		V$_{CCI}$ = 1.2 V		0.8V$_{CC(A)}$	-	0.8V$_{CC(A)}$	-	V
		V$_{CCI}$ = 1.4 V to 1.95 V		0.65V$_{CC(A)}$	-	0.65V$_{CC(A)}$	-	V
		V$_{CCI}$ = 2.3 V to 2.7 V		1.7	-	1.7	-	V
		V$_{CCI}$ = 3.0 V to 3.6 V		2.0	-	2.0	-	V
		V$_{CCI}$ = 4.5 V to 5.5 V		0.7V$_{CC(A)}$	-	0.7V$_{CC(A)}$	-	V

Table 7.   **Static characteristics** *...continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		−40 °C to +85 °C		−40 °C to +125 °C		Unit
				Min	**Max**	**Min**	**Max**	
V_{IL}	LOW-level input voltage	data input	[1]					
		V_{CCI} = 1.2 V		-	$0.2V_{CCI}$	-	$0.2V_{CCI}$	V
		V_{CCI} = 1.4 V to 1.95 V		-	$0.35V_{CCI}$	-	$0.35V_{CCI}$	V
		V_{CCI} = 2.3 V to 2.7 V		-	0.7	-	0.7	V
		V_{CCI} = 3.0 V to 3.6 V		-	0.8	-	0.8	V
		V_{CCI} = 4.5 V to 5.5 V		-	$0.3V_{CCI}$	-	$0.3V_{CCI}$	V
		DIR, $\overline{OE}$ input						
		V_{CCI} = 1.2 V		-	$0.2V_{CC(A)}$	-	$0.2V_{CC(A)}$	V
		V_{CCI} = 1.4 V to 1.95 V		-	$0.35V_{CC(A)}$	-	$0.35V_{CC(A)}$	V
		V_{CCI} = 2.3 V to 2.7 V		-	0.7	-	0.7	V
		V_{CCI} = 3.0 V to 3.6 V		-	0.8	-	0.8	V
		V_{CCI} = 4.5 V to 5.5 V		-	$0.3V_{CC(A)}$	-	$0.3V_{CC(A)}$	V
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$						
		I_O = −100 µA; V_{CCO} = 1.2 V to 4.5 V	[2]	$V_{CCO} - 0.1$	-	$V_{CCO} - 0.1$	-	V
		I_O = −6 mA; V_{CCO} = 1.4 V		1.0	-	1.0	-	V
		I_O = −8 mA; V_{CCO} = 1.65 V		1.2	-	1.2	-	V
		I_O = −12 mA; V_{CCO} = 2.3 V		1.9	-	1.9	-	V
		I_O = −24 mA; V_{CCO} = 3.0 V		2.4	-	2.4	-	V
		I_O = −32 mA; V_{CCO} = 4.5 V		3.8	-	3.8	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IL}$	[2]					
		I_O = 100 µA; V_{CCO} = 1.2 V to 4.5 V		-	0.1	-	0.1	V
		I_O = 6 mA; V_{CCO} = 1.4 V		-	0.3	-	0.3	V
		I_O = 8 mA; V_{CCO} = 1.65 V		-	0.45	-	0.45	V
		I_O = 12 mA; V_{CCO} = 2.3 V		-	0.3	-	0.3	V
		I_O = 24 mA; V_{CCO} = 3.0 V		-	0.55	-	0.55	V
		I_O = 32 mA; V_{CCO} = 4.5 V		-	0.55	-	0.55	V
I_I	input leakage current	DIR, $\overline{OE}$ input; V_I = 0 V to 5.5 V; V_{CCI} = 1.2 V to 5.5 V		-	±2	-	±10	µA
I_{BHL}	bus hold LOW current	A or B port	[1]					
		V_I = 0.49 V; V_{CCI} = 1.4 V		15	-	10	-	µA
		V_I = 0.58 V; V_{CCI} = 1.65 V		25	-	20	-	µA
		V_I = 0.70 V; V_{CCI} = 2.3 V		45	-	45	-	µA
		V_I = 0.80 V; V_{CCI} = 3.0 V		100	-	80	-	µA
		V_I = 1.35 V; V_{CCI} = 4.5 V		100	-	100	-	µA

Table 7.   Static characteristics *…continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		−40 °C to +85 °C		−40 °C to +125 °C		Unit
				Min	Max	Min	Max	
I_{BHH}	bus hold HIGH current	A or B port	[1]					
		V_I = 0.91 V; V_{CCI} = 1.4 V		−15	-	−10	-	μA
		V_I = 1.07 V; V_{CCI} = 1.65 V		−25	-	−20	-	μA
		V_I = 1.70 V; V_{CCI} = 2.3 V		−45	-	−45	-	μA
		V_I = 2.00 V; V_{CCI} = 3.0 V		−100	-	−80	-	μA
		V_I = 3.15 V; V_{CCI} = 4.5 V		−100	-	−100	-	μA
I_{BHLO}	bus hold LOW overdrive current	A or B port	[1][3]					
		V_{CCI} = 1.6 V		125	-	125	-	μA
		V_{CCI} = 1.95 V		200	-	200	-	μA
		V_{CCI} = 2.7 V		300	-	300	-	μA
		V_{CCI} = 3.6 V		500	-	500	-	μA
		V_{CCI} = 5.5 V		900	-	900	-	μA
I_{BHHO}	bus hold HIGH overdrive current	A or B port	[1][3]					
		V_{CCI} = 1.6 V		−125	-	−125	-	μA
		V_{CCI} = 1.95 V		−200	-	−200	-	μA
		V_{CCI} = 2.7 V		−300	-	−300	-	μA
		V_{CCI} = 3.6 V		−500	-	−500	-	μA
		V_{CCI} = 5.5 V		−900	-	−900	-	μA
I_{OZ}	OFF-state output current	A or B port; V_O = 0 V or V_{CCO}; V_{CCO} = 1.2 V to 5.5 V	[2]	-	±2	-	±10	μA
		suspend mode A port; V_O = 0 V or V_{CCO}; $V_{CC(A)}$ = 5.5 V; $V_{CC(B)}$ = 0 V	[2]	-	±2	-	±10	μA
		suspend mode B port; V_O = 0 V or V_{CCO}; $V_{CC(A)}$ = 0 V; $V_{CC(B)}$ = 5.5 V	[2]	-	±2	-	±10	μA
I_{OFF}	power-off leakage current	A port; V_I or V_O = 0 V to 5.5 V; $V_{CC(A)}$ = 0 V; $V_{CC(B)}$ = 1.2 V to 5.5 V		-	±2	-	±10	μA
		B port; V_I or V_O = 0 V to 5.5 V; $V_{CC(B)}$ = 0 V; $V_{CC(A)}$ = 1.2 V to 5.5 V		-	±2	-	±10	μA

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

8 of 28

Table 7.   Static characteristics *...continued*

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	**Max**	**Min**	**Max**	
I_{CC}	supply current	A port; V_I = 0 V or V_{CCI}; I_O = 0 A [1]					
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V	-	15	-	20	μA
		$V_{CC(A)}$ = 5.5 V; $V_{CC(B)}$ = 0 V	-	15	-	20	μA
		$V_{CC(A)}$ = 0 V; $V_{CC(B)}$ = 5.5 V	−2	-	−4	-	μA
		B port; V_I = 0 V or V_{CCI}; I_O = 0 A					
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V	-	15	-	20	μA
		$V_{CC(B)}$ = 0 V; $V_{CC(A)}$ = 5.5 V	−2	-	−4	-	μA
		$V_{CC(B)}$ = 5.5 V; $V_{CC(A)}$ = 0 V	-	15	-	20	μA
		A plus B port ($I_{CC(A)}$ + $I_{CC(B)}$); I_O = 0 A; V_I = 0 V or V_{CCI}					
		$V_{CC(A)}$, $V_{CC(B)}$ = 1.2 V to 5.5 V	-	25	-	30	μA
ΔI_{CC}	additional supply current	per input; $V_{CC(A)}$, $V_{CC(B)}$ = 3.0 V to 5.5 V					
		DIR and $\overline{OE}$ input; DIR or $\overline{OE}$ input at $V_{CC(A)}$ − 0.6 V; A port at $V_{CC(A)}$ or GND; B port = open	-	50	-	75	μA
		A port; A port at $V_{CC(A)}$ − 0.6 V; DIR at $V_{CC(A)}$; B port = open [4]	-	50	-	75	μA
		B port; B port at $V_{CC(B)}$ − 0.6 V; DIR at GND; A port = open [4]	-	50	-	75	μA

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

[3]   To guarantee the node switches, an external driver must source/sink at least I_{BHLO} / I_{BHHO} when the input is in the range V_{IL} to V_{IH}.

[4]   For non bus hold parts only (74LVC8T245).

74LVC_LVCH8T245

Product data sheet   **Rev. 3 — 12 December 2011**   **9 of 28**

10. Dynamic characteristics

Table 8.   Typical dynamic characteristics at $V_{CC(A)}$ = 1.2 V and T_{amb} = 25 °C[1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	$V_{CC(B)}$						Unit
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t_{pd}	propagation delay	An to Bn	11.0	8.5	7.4	6.2	5.7	5.4	ns
		Bn to An	11.0	10.0	9.5	9.1	8.9	8.9	ns
t_{dis}	disable time	$\overline{OE}$ to An	9.5	9.5	9.5	9.5	9.5	9.5	ns
		$\overline{OE}$ to Bn	10.2	8.2	7.8	6.7	7.3	6.4	ns
t_{en}	enable time	$\overline{OE}$ to An	13.5	13.5	13.5	13.5	13.5	13.5	ns
		$\overline{OE}$ to Bn	13.6	10.3	8.9	7.5	7.1	7.0	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

Table 9.   Typical dynamic characteristics at $V_{CC(B)}$ = 1.2 V and T_{amb} = 25 °C[1]
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for waveforms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	$V_{CC(A)}$						Unit
			1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	
t_{pd}	propagation delay	An to Bn	11.0	10.0	9.5	9.1	8.9	8.8	ns
		Bn to An	11.0	8.5	7.3	6.2	5.7	5.4	ns
t_{dis}	disable time	$\overline{OE}$ to An	9.5	6.8	5.4	3.8	4.1	3.1	ns
		$\overline{OE}$ to Bn	10.2	9.1	8.6	8.1	7.8	7.8	ns
t_{en}	enable time	$\overline{OE}$ to An	13.5	9.0	6.9	4.8	3.8	3.2	ns
		$\overline{OE}$ to Bn	13.6	12.5	12.0	11.5	11.4	11.4	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

Table 10.   Typical power dissipation capacitance at $V_{CC(A)}$ = $V_{CC(B)}$ and T_{amb} = 25 °C[1][2]
Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	$V_{CC(A)}$ and $V_{CC(B)}$				Unit
			1.8 V	2.5 V	3.3 V	5.0 V	
C_{PD}	power dissipation capacitance	A port: (direction A to B); B port: (direction B to A)	1	1	1	2	pF
		A port: (direction B to A); B port: (direction A to B)	13	13	13	13	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

   $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:

   f_i = input frequency in MHz;

   f_o = output frequency in MHz;

   C_L = load capacitance in pF;

   V_{CC} = supply voltage in V;

   N = number of inputs switching;

   $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[2] f_i = 10 MHz; V_I = GND to V_{CC}; $t_r = t_f$ = 1 ns; C_L = 0 pF; $R_L = \infty$ Ω.

74LVC_LVCH8T245

Product data sheet

**Rev. 3 — 12 December 2011**

10 of 28

Table 11. Dynamic characteristics for temperature range −40 °C to +85 °C[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)}$ = 1.5 V ± 0.1 V													
t_{pd}	propagation delay	An to Bn	1.7	27	1.7	23	1.3	18	1.0	15	0.8	13	ns
		Bn to An	0.9	27	0.9	25	0.8	23	0.7	23	0.7	22	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.5	30	1.5	30	1.5	30	1.5	30	1.4	30	ns
		$\overline{OE}$ to Bn	2.4	34	2.4	33	1.9	15	1.7	14	1.3	12	ns
t_{en}	enable time	$\overline{OE}$ to An	0.4	34	0.4	34	0.4	34	0.4	34	0.4	34	ns
		$\overline{OE}$ to Bn	1.8	36	1.8	34	1.5	18	1.2	15	0.9	13	ns
$V_{CC(A)}$ = 1.8 V ± 0.15 V													
t_{pd}	propagation delay	An to Bn	1.7	25	1.7	21.9	1.3	9.2	1.0	7.4	0.8	7.1	ns
		Bn to An	0.9	23	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.5	30	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
		$\overline{OE}$ to Bn	2.4	33	2.4	32.2	1.9	13.1	1.7	12.0	1.3	10.3	ns
t_{en}	enable time	$\overline{OE}$ to An	0.4	24	0.4	24.0	0.4	23.8	0.4	23.7	0.4	23.7	ns
		$\overline{OE}$ to Bn	1.8	34	1.8	32.0	1.5	16.0	1.2	12.6	0.9	10.8	ns
$V_{CC(A)}$ = 2.5 V ± 0.2 V													
t_{pd}	propagation delay	An to Bn	1.5	23	1.5	21.4	1.2	9.0	0.8	6.2	0.6	4.8	ns
		Bn to An	1.2	18	1.2	9.3	1.0	9.1	1.0	8.9	0.9	8.8	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.4	9.0	1.4	9.0	1.4	9.0	1.4	9.0	1.4	9.0	ns
		$\overline{OE}$ to Bn	2.3	31	2.3	29.6	1.8	11.0	1.7	9.3	0.9	6.9	ns
t_{en}	enable time	$\overline{OE}$ to An	1.0	10.9	1.0	10.9	1.0	10.9	1.0	10.9	1.0	10.9	ns
		$\overline{OE}$ to Bn	1.7	32	1.7	28.2	1.5	12.9	1.2	9.4	1.0	6.9	ns
$V_{CC(A)}$ = 3.3 V ± 0.3 V													
t_{pd}	propagation delay	An to Bn	1.5	23	1.5	21.2	1.1	8.8	0.8	6.3	0.5	4.4	ns
		Bn to An	0.8	15	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6.0	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
		$\overline{OE}$ to Bn	2.1	30	2.1	29.0	1.7	10.3	1.5	8.6	0.8	6.3	ns
t_{en}	enable time	$\overline{OE}$ to An	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
		$\overline{OE}$ to Bn	1.8	31	1.8	27.7	1.4	12.4	1.1	8.5	0.9	6.4	ns
$V_{CC(A)}$ = 5.0 V ± 0.5 V													
t_{pd}	propagation delay	An to Bn	1.5	22	1.5	21.4	1.0	8.8	0.7	6.0	0.4	4.2	ns
		Bn to An	0.7	13	0.7	7.0	0.4	4.8	0.3	4.5	0.3	4.3	ns
t_{dis}	disable time	$\overline{OE}$ to An	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
		$\overline{OE}$ to Bn	2.0	30	2.0	28.7	1.6	9.7	1.4	8.0	0.7	5.7	ns
t_{en}	enable time	$\overline{OE}$ to An	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
		$\overline{OE}$ to Bn	1.5	31	1.5	27.6	1.3	11.4	1.0	8.1	0.9	6.0	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

11 of 28

Table 12.   Dynamic characteristics for temperature range −40 °C to +125 °C[1]

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7; for wave forms see Figure 5 and Figure 6.

Symbol	Parameter	Conditions	$V_{CC(B)}$										Unit
			1.5 V ± 0.1 V		1.8 V ± 0.15 V		2.5 V ± 0.2 V		3.3 V ± 0.3 V		5.0 V ± 0.5 V		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$V_{CC(A)}$ = 1.5 V ± 0.1 V													
t_{pd}	propagation delay	An to Bn	1.7	32	1.7	27	1.3	21	1.0	18	0.8	16	ns
		Bn to An	0.9	32	0.9	30	0.8	28	0.7	28	0.7	26	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.5	34	1.5	34	1.5	34	1.5	34	1.4	34	ns
		$\overline{OE}$ to Bn	2.4	41	2.4	40	1.9	18	1.7	17	1.3	15	ns
t_{en}	enable time	$\overline{OE}$ to An	0.4	40	0.4	40	0.4	40	0.4	40	0.4	40	ns
		$\overline{OE}$ to Bn	1.8	43	1.8	41	1.5	22	1.2	18	0.9	16	ns
$V_{CC(A)}$ = 1.8 V ± 0.15 V													
t_{pd}	propagation delay	An to Bn	1.7	30	1.7	25.9	1.3	13.2	1.0	11.4	0.8	11.1	ns
		Bn to An	0.9	27	0.9	28.8	0.8	27.6	0.7	27.4	0.7	27.4	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.5	34	1.5	33.6	1.5	33.4	1.5	33.3	1.4	33.2	ns
		$\overline{OE}$ to Bn	2.4	40	2.4	36.2	1.9	17.1	1.7	16.0	1.3	14.3	ns
t_{en}	enable time	$\overline{OE}$ to An	0.4	28	0.4	28	0.4	27.8	0.4	27.7	0.4	27.7	ns
		$\overline{OE}$ to Bn	1.8	41	1.8	40	1.5	20	1.2	16.6	0.9	14.8	ns
$V_{CC(A)}$ = 2.5 V ± 0.2 V													
t_{pd}	propagation delay	An to Bn	1.5	28	1.5	25.4	1.2	13	0.8	10.2	0.6	8.8	ns
		Bn to An	1.2	23	1.2	13.3	1.0	13.1	1.0	12.9	0.9	12.8	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.4	13	1.4	13	1.4	13	1.4	13	1.4	13	ns
		$\overline{OE}$ to Bn	2.3	37	2.3	33.6	1.8	15	1.7	14.3	0.9	10.9	ns
t_{en}	enable time	$\overline{OE}$ to An	1.0	17.2	1.0	17.2	1.0	17.3	1.0	17.2	1.0	17.3	ns
		$\overline{OE}$ to Bn	1.7	38	1.7	32.2	1.5	18.1	1.2	14.1	1.0	11.2	ns
$V_{CC(A)}$ = 3.3 V ± 0.3 V													
t_{pd}	propagation delay	An to Bn	1.5	28	1.5	25.2	1.1	12.8	0.8	10.3	0.5	10.4	ns
		Bn to An	0.8	18	0.8	11.2	0.8	10.2	0.7	10.1	0.6	10	ns
t_{dis}	disable time	$\overline{OE}$ to An	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	1.6	12.2	ns
		$\overline{OE}$ to Bn	2.1	36	2.1	33	1.7	14.3	1.5	12.6	0.8	10.3	ns
t_{en}	enable time	$\overline{OE}$ to An	0.8	14.1	0.8	14.1	0.8	13.6	0.8	13.2	0.8	13.6	ns
		$\overline{OE}$ to Bn	1.8	37	1.8	31.7	1.4	18.4	1.1	12.9	0.9	10.9	ns
$V_{CC(A)}$ = 5.0 V ± 0.5 V													
t_{pd}	propagation delay	An to Bn	1.5	26	1.5	25.4	1.0	12.8	0.7	10	0.4	8.2	ns
		Bn to An	0.7	16	0.7	11	0.4	8.8	0.3	8.5	0.3	8.3	ns
t_{dis}	disable time	$\overline{OE}$ to An	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	0.3	9.4	ns
		$\overline{OE}$ to Bn	2.0	36	2.0	32.7	1.6	13.7	1.4	12	0.7	9.7	ns
t_{en}	enable time	$\overline{OE}$ to An	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	0.7	10.9	ns
		$\overline{OE}$ to Bn	1.5	37	1.5	31.6	1.3	18.4	1.0	13.7	0.9	10.7	ns

[1] t_{pd} is the same as t_{PLH} and t_{PHL}; t_{dis} is the same as t_{PLZ} and t_{PHZ}; t_{en} is the same as t_{PZL} and t_{PZH}.

74LVC_LVCH8T245

© NXP B.V. 2011. All rights reserved.

Product data sheet **Rev. 3 — 12 December 2011** **12 of 28**

11. Waveforms

Measurement points are given in Table 13.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5.   The data input (An, Bn) to output (Bn, An) propagation delay times

Measurement points are given in Table 13.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 6.   Enable and disable times

Table 13.   Measurement points

Supply voltage	Input[1]	Output[2]		
$V_{CC(A)}$, $V_{CC(B)}$	V_M	V_M	V_X	V_Y
1.2 V to 1.6 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.1$ V	$V_{OH} - 0.1$ V
1.65 V to 2.7 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.15$ V	$V_{OH} - 0.15$ V
3.0 V to 5.5 V	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.3$ V	$V_{OH} - 0.3$ V

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] V_{CCO} is the supply voltage associated with the output port.

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

13 of 28

Test data is given in Table 14.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

R_T = Termination resistance.

V_{EXT} = External voltage for measuring switching times.

Fig 7. Load circuitry for switching times

Table 14. Test data

Supply voltage	Input		Load		V_{EXT}		
$V_{CC(A)}$, $V_{CC(B)}$	V_I[1]	$\Delta t/\Delta V$[2]	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}[3]
1.2 V to 5.5 V	V_{CCI}	≤ 1.0 ns/V	15 pF	2 kΩ	open	GND	$2V_{CCO}$

[1] V_{CCI} is the supply voltage associated with the data input port.

[2] dV/dt ≥ 1.0 V/ns.

[3] V_{CCO} is the supply voltage associated with the output port.

74LVC_LVCH8T245

Product data sheet Rev. 3 — 12 December 2011 14 of 28

12. Typical propagation delay characteristics

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 8.   **Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 1.2 V**

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

15 of 28

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 9. **Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 1.5 V**

74LVC_LVCH8T245

Product data sheet

**Rev. 3 — 12 December 2011**

16 of 28

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 10. Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 1.8 V

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

17 of 28

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 11. Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 2.5 V

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 12. Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 3.3 V

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

19 of 28

a. HIGH to LOW propagation delay (A to B)

b. LOW to HIGH propagation delay (A to B)

c. HIGH to LOW propagation delay (B to A)

d. LOW to HIGH propagation delay (B to A)

(1) $V_{CC(B)}$ = 1.2 V.

(2) $V_{CC(B)}$ = 1.5 V.

(3) $V_{CC(B)}$ = 1.8 V.

(4) $V_{CC(B)}$ = 2.5 V.

(5) $V_{CC(B)}$ = 3.3 V.

(6) $V_{CC(B)}$ = 5.0 V.

Fig 13. Typical propagation delay versus load capacitance; T_{amb} = 25 °C; $V_{CC(A)}$ = 5 V

74LVC_LVCH8T245

Product data sheet

Rev. 3 — 12 December 2011

20 of 28

13. Application information

13.1 Unidirectional logic level-shifting application

The circuit given in Figure 14 is an example of the 74LVC8T245; 74LVCH8T245 being used in an unidirectional logic level-shifting application.

Schematic given for one channel.

Fig 14. Unidirectional logic level-shifting application

Table 15. Description unidirectional logic level-shifting application

Name	Function	Description
$V_{CC(A)}$	V_{CC1}	supply voltage of system-1 (1.2 V to 5.5 V)
GND	GND	device GND
A	OUT	output level depends on V_{CC1} voltage
B	IN	input threshold value depends on V_{CC2} voltage
DIR	DIR	the GND (LOW level) determines B port to A port direction
$V_{CC(B)}$	V_{CC2}	supply voltage of system-2 (1.2 V to 5.5 V)
$\overline{OE}$	$\overline{OE}$	The GND (LOW level) enables the output ports

13.2 Bidirectional logic level-shifting application

Figure 15 shows the 74LVC8T245; 74LVCH8T245 being used in a bidirectional logic level-shifting application.


Schematic given for one channel.

Pull-up or pull-down only needed for 74LVC8T245.

Fig 15. Bidirectional logic level-shifting application

Table 16 gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

Table 16. Description bidirectional logic level-shifting application[1]

State	DIR CTRL	OE	I/O-1	I/O-2	Description
1	H	L	output	input	system-1 data to system-2
2	H	H	Z	Z	system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	H	Z	Z	DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on bus hold.
4	L	L	input	output	system-2 data to system-1

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

13.3 Power-up considerations

The device is designed such that no special power-up sequence is required other than GND being applied first.

Table 17. Typical total supply current ($I_{CC(A)}$ + $I_{CC(B)}$)

$V_{CC(A)}$	$V_{CC(B)}$					Unit
	0 V	1.8 V	2.5 V	3.3 V	5.0 V	
0 V	0	< 1	< 1	< 1	< 1	μA
1.8 V	< 1	< 2	< 2	< 2	2	μA
2.5 V	< 1	< 2	< 2	< 2	< 2	μA
3.3 V	< 1	< 2	< 2	< 2	< 2	μA
5.0 V	< 1	2	< 2	< 2	< 2	μA

14. Package outline

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm **SOT355-1**

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D[1]	E[2]	e	H_E	L	L_p	Q	v	w	y	Z[1]	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT355-1		MO-153				99-12-27 03-02-19

Fig 16. Package outline SOT355-1 (TSSOP24)

74LVC_LVCH8T245

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet   **Rev. 3 — 12 December 2011**   **23 of 28**

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

SOT815-1

DIMENSIONS (mm are the original dimensions)

UNIT	A[(1)] max.	A_1	b	c	D[(1)]	D_h	E[(1)]	E_h	e	e_1	e_2	L	v	w	y	y_1
mm	1	0.05 0.00	0.30 0.18	0.2	5.6 5.4	4.25 3.95	3.6 3.4	2.25 1.95	0.5	4.5	1.5	0.5 0.3	0.1	0.05	0.05	0.1

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

| OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT815-1	- - -	- - -	- - -			03-04-29

Fig 17. Package outline SOT815-1 (DHVQFN24)