

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# 74LVCH32374A

32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state

Rev. 3 — 18 December 2012

**Product data sheet** 

### 1. General description

The 74LVCH32374A is a 32-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. The device consists of 4 sections of 8 edge-triggered flip-flops. A clock (pin nCP) input and an output enable input (pin nOE) are provided per 8-bit section. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH nCP transition. When pin nOE is LOW, the contents of the flip-flops are available at the outputs. When pin nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of pin nOE does not affect the state of the flip-flops. The inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, the outputs can handle 5 V. These features allow the use of these devices in a mixed 3.3 V or 5 V environment.

Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.

### 2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Multibyte flow-through standard pin-out architecture
- Multiple low inductance supply pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold
- High impedance when V<sub>CC</sub> = 0 V
- Latch-up performance exceeds 500 mA per JESD 78 Class II
- Complies with JEDEC standard:
  - ◆ JESD8-7A (1.65 V to 1.95 V)
  - ◆ JESD8-5A (2.3 V to 2.7 V)
  - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-B exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Packaged in plastic fine-pitch ball grid array package





## 3. Ordering information

Table 1. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74LVCH32374AEC	-40 °C to +125 °C	LFBGA96	plastic low profile fine-pitch ball grid array package; 96 balls; body $13.5 \times 5.5 \times 1.05$ mm	SOT536-1		

## 4. Functional diagram





## 5. Pinning information

### 5.1 Pinning




Fig 3. Pin configuration

### 5.2 Pin description

Table 2. Pin description

Symbol	Ball	Description
$n\overline{OE}$ (n = 1 to 4)	A3, H3, J3, T3	output enable input (active LOW)
nCP (n = 1 to 4)	A4, H4, J4, T4	clock input
1D[0:7]	A5, A6, B5, B6, C5, C6, D5, D6	data input
2D[0:7]	E5, E6, F5, F6, G5, G6, H6, H5	data input
3D[0:7]	J5, J6, K5, K6, L5, L6, M5, M6	data input
4D[0:7]	N5, N6, P5, P6, R5, R6, T6, T5	data input
1Q[0:7]	A2, A1, B2, B1, C2, C1, D2, D1	data output
2Q[0:7]	E2, E1, F2, F1, G2, G1, H1, H2	data output
3Q[0:7]	J2, J1, K2, K1, L2, L1, M2, M1	data output
4Q[0:7]	N2, N1, P2, P1, R2, R1, T1, T2	data output
GND	B3, B4, D3, D4, E3, E4, G3, G4, K3, K4, M3, M4, N3, N4, R3, R4	ground (0 V)
V <sub>CC</sub>	C3, C4, F3, F4, L3, L4, P3, P4	supply voltage

## 6. Functional description

Table 3. Function table[1]

Operating mode	Input			Internal flip-flop	Output
	nOE	nCP	nDn		nQn
Load and read	L	$\uparrow$	I	L	L
register	L	<b>↑</b>	h	Н	Н
Load register and	Н	<b>↑</b>	I	L	Z
disable outputs	Н	<b>↑</b>	h	Н	Z

<sup>[1]</sup> H = HIGH voltage level

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)11

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0	-50	-	mA
$V_{I}$	input voltage		[ <u>2</u> ] –0.5	+6.5	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0$	-	±50	mA
V <sub>O</sub>	output voltage	output HIGH or LOW state	<u>[3]</u> −0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[3]</u> −0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	200	mA
$I_{GND}$	ground current		-200	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[4]</u> -	1000	mW

<sup>[1]</sup> All supply and ground pins connected externally to one voltage source.

L = LOW voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

Z = high-impedance OFF-state

<sup>↑ =</sup> LOW-to-HIGH CP transition

<sup>[2]</sup> The minimum input voltage ratings may be exceeded if the input current ratings are observed.

<sup>[3]</sup> The output voltage ratings may be exceeded if the output current ratings are observed.

<sup>[4]</sup> Above 70 °C the value of Ptot derate linearly with 1.8 mW/K.

## 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	3.6	V
		functional	1.2	-	3.6	V
VI	input voltage		0	-	5.5	V
V <sub>O</sub>	output voltage	output HIGH or LOW state	0	-	$V_{CC}$	V
		output 3-state	0	-	5.5	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	-	-	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	10	ns/V

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	35 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	-	-	$0.65 \times V_{CC}$	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V	
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \ to \ 3.6 \ V$	$V_{CC}-0.2$		-	$V_{CC}-0.3$	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	٧
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	٧
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_O = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	-	-	2.0	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$						
	output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	0.3	V
		$I_O = 4 \text{ mA}$ ; $V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	٧
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	٧
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	٧
l <sub>l</sub>	input leakage current	$V_{CC} = 3.6 \text{ V};$ $V_{I} = 5.5 \text{ V or GND}^{[2]}$	-	±0.1	±5	-	±20	μА

Table 6. Static characteristics ... continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		-40	°C to +	85 °C	-40	-40 °C to +125 °C		
				Min	Typ[1]	Max	Mir	n Max		
l <sub>OZ</sub>	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \text{ V}; V_{O} = 5.5 \text{ V or GND}$	-		±0.1	±5	-	±20	μΑ	
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-		±0.1	±10	-	±20	μΑ	
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V};$ $V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-		0.1	40	-	160	μΑ	
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{CC}$ = 2.7 V to 3.6 V; $V_I$ = $V_{CC}$ - 0.6 V; $I_O$ = 0 A	-		5	500	-	5000	μА	
Cı	input capacitance	$V_{CC} = 0 \text{ V to } 3.6 \text{ V};$ $V_{I} = \text{GND to } V_{CC}$	-		5.0	-	-	-	pF	
I <sub>BHL</sub>	bus hold LOW	$V_{CC} = 1.65; V_I = 0.58 V_{3[4]}$		10	-	-	10	-	μΑ	
	current	$V_{CC} = 2.3; V_I = 0.7 V$		30	-	-	25	-	μΑ	
		$V_{CC} = 3.0; V_I = 0.8 V$		75	-	-	60	-	μΑ	
I <sub>BHH</sub>	bus hold HIGH	$V_{CC} = 1.65; V_I = 1.07 V_{3[4]}$		-10	-	-	-10	-	μΑ	
	current	$V_{CC} = 2.3; V_I = 1.7 V$		-30	-	-	-25	5 -	μА	
		$V_{CC} = 3.0; V_I = 2.0 V$		-75	-	-	-60	) -	μΑ	
I <sub>BHLO</sub>	bus hold LOW	$V_{CC} = 1.95 V_{3[5]}$		200	-	-	200	) -	μΑ	
	overdrive	V <sub>CC</sub> = 2.7 V		300	-	-	300	) -	μΑ	
current	Current	V <sub>CC</sub> = 3.6 V		500	-	-	500	) -	μΑ	
Івнно	bus hold HIGH	$V_{CC} = 1.95 V_{00}^{[3][5]}$		-200	-	-	-20	0 -	μΑ	
	overdrive	V <sub>CC</sub> = 2.7 V		-300	-	-	-30	0 -	μΑ	
current		V <sub>CC</sub> = 3.6 V		-500	-	-	-50	0 -	μΑ	

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

<sup>[2]</sup> The bus hold circuit is switched off when  $V_{I} > V_{CC}$  allowing 5.5 V on the input pin.

<sup>[3]</sup> Valid for data inputs only. Control inputs do not have a bus hold circuit.

<sup>[4]</sup> The specified sustaining current at the data input holds the input below the specified V<sub>I</sub> level.

<sup>[5]</sup> The specified overdrive current at the data input forces the data input to the opposite logic input state.

## 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions		-40	°C to +8	5 °C	-40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	
$t_{pd}$	propagation	nCP to nQn; see Figure 4	[2]						
	delay	V <sub>CC</sub> = 1.2 V		-	14	-	-	-	ns
		V <sub>CC</sub> = 1.65 V to 1.95 V		2.1	6.9	13.5	2.1	15.6	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.7	6.7	1.5	7.7	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.4	6.0	1.5	7.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.1	5.4	1.5	7.0	ns
t <sub>en</sub>	enable time	nOE to nQn; see Figure 6	[2]						
		V <sub>CC</sub> = 1.2 V		-	20	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.5	5.9	13.1	1.5	15.1	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.5	3.4	6.9	1.5	8.0	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.6	6.0	1.5	7.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.7	5.2	1.0	6.5	ns
t <sub>dis</sub>	disable time	nOE to nQn; see Figure 4	[2]						
		$V_{CC} = 1.2 \text{ V}$		-	12	-	-	-	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		2.8	4.6	9.1	2.8	10.5	ns
		$V_{CC}$ = 2.3 V to 2.7 V		1.0	2.5	4.9	1.0	5.7	ns
		$V_{CC} = 2.7 \text{ V}$		1.5	3.4	5.1	1.5	6.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.1	4.9	1.5	6.5	ns
$t_{W}$	pulse width	nCP HIGH; see Figure 4							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		5.0	-	-	5.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		4.0	-	-	4.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		3.0	-	-	3.0	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.0	1.5	-	3.0	-	ns
$t_{su}$	set-up time	nDn to nCP; see Figure 5							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4.0	-	-	4.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.9	-	-	1.9	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.9	0.3	-	1.9	-	ns
t <sub>h</sub>	hold time	nDn to nCP; see Figure 5							
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		3.0	-	-	3.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2.5	-	-	2.5	-	ns
		$V_{CC} = 2.7 \text{ V}$		1.1	-	-	1.1	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	-0.3	-	1.5	-	ns

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions		–40 °C to +85 °C			–40 °C to	o +125 °C	Unit
			-	Min	Typ[1]	Max	Min	Max	
f <sub>max</sub> maximum		see Figure 4			•				'
	frequency	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		100	-	-	80	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		125	-	-	100	-	ns
		$V_{CC} = 2.7 \text{ V}$		150	-	-	120	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		150	300	-	120	-	MHz
t <sub>sk(o)</sub>	output skew time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C <sub>PD</sub>	power	per input; $V_I = GND$ to $V_{CC}$	[4]						
	dissipation capacitance	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	14.1	-	-	-	pF
	сараспапсе	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	16.4	-	-	-	pF
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	18.5	-	-	-	pF

- [1] Typical values are measured at  $T_{amb} = 25$  °C and  $V_{CC} = 1.2$  V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
- [2]  $t_{od}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
  - ten is the same as tPZL and tPZH.
  - $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .
- [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).
  - $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz; f<sub>o</sub> = output frequency in MHz


C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs

### 11. Waveforms




Measurement points are given in Table 8.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig 4. Clock (nCP) to output (nQn) propagation delays, the clock pulse width and the maximum clock frequency

74LVCH32374A

All information provided in this document is subject to legal disclaimers.







Table 8. Measurement points

Supply voltage	Input	Input		Output			
V <sub>CC</sub>	V <sub>I</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>		
1.2 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$V_{OL} + 0.15 V$	$V_{OH}-0.15~V$		
1.65 V to 1.95 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V		
2.3 V to 2.7 V	V <sub>CC</sub>	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V <sub>OL</sub> + 0.15 V	V <sub>OH</sub> – 0.15 V		
2.7 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH}-0.3\ V$		
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$		



Test data is given in <u>Table 9</u>. Definitions for test circuit:

R<sub>L</sub> = Load resistance

 $C_L$  = Load capacitance including jig and probe capacitance

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator

Fig 7. Load circuitry for switching times

Table 9. Test data

Supply voltage	Input	Input		Load		V <sub>EXT</sub>		
	VI	t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub>	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	$t_{PLZ}$ , $t_{PZL}$	t <sub>PHZ</sub> , t <sub>PZH</sub>	
1.2 V	$V_{CC}$	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
1.65 V to 1.95 V	$V_{CC}$	≤ 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	$V_{CC}$	≤ 2 ns	30 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500 \Omega$	open	$2\times V_{CC}$	GND	

### 12. Package outline

LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1




Fig 8. Package outline SOT536-1 (LFBGA96)

74LVCH32374A

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVCH32374A v.3	20121218	Product data sheet	-	74LVCH32374A v.2	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	• <u>Table 4</u> , <u>Table 5</u> , <u>Table 6</u> , <u>Table 7</u> , <u>Table 8</u> and <u>Table 9</u> : values added for lower voltage ranges.				
74LVCH32374A v.2	20040519	Product specification	-	74LVCH32374A v.1	
74LVCH32374A v.1	19991124	Product specification	-	-	

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVCH32374A

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 74LVCH32374A

### 32-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

### 17. Contents

General description 1
Features and benefits
Ordering information
Functional diagram 2
Pinning information 3
Pinning
Pin description
Functional description 4
Limiting values 4
Recommended operating conditions 5
Static characteristics 5
Dynamic characteristics
Waveforms
Package outline
Abbreviations12
Revision history 12
Legal information
Data sheet status
Definitions
Disclaimers
Trademarks14
Contact information 14
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.